Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > FETs, MOSFETs > FETs, MOSFETs

Nexperia USA Inc. PSMN3R5-40YSDX

Name: PSMN3R5-40YSDX
Brand: Nexperia USA Inc.
SKU: PSMN3R5-40YSDX
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: PSMN3R5-40YSDX

Manufacturer:: Nexperia USA Inc.

Category:: FETs, MOSFETs

Package:: SC-100, SOT-669

Datasheet:: PSMN3R5-40YSDX.pdf

Description:: MOSFET N-CH 40V 120A LFPAK56

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,366

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

PSMN3R5-40YSD from Nexperia is an N-channel standard-level MOSFET in LFPAK56 (SOT669) package, rated 40 V V_DS, 3.5 mΩ R_DS(on) at V_GS = 10 V and T_j = 25 °C, and 120 A continuous drain current at T_mb = 25 °C. It employs NextPower-S3 Schottky-Plus technology for soft-recovery switching and low Q_RR/Q_G, targeting high-efficiency power conversion stages in DC-DC converters and BLDC motor drives.

For engineers reviewing the PSMN3R5-40YSD datasheet, PSMN3R5-40YSD pinout, PSMN3R5-40YSD application, or PSMN3R5-40YSD equivalent, key selection criteria include its 175 °C-rated LFPAK56 copper-clip package, avalanche-rated 120 A I_AS, Schottky-like V_SD = 0.83 V, tight V_GS(th) = 2.4–3.6 V, and SOA-qualified linear-mode operation.

Technical Context

This MOSFET uses TrenchMOS Superjunction architecture with integrated Schottky-Plus body diode, enabling soft reverse recovery (t_rr = 25 ns, Q_r = 16 nC) without elevated I_DSS. Its gate threshold voltage (2.4–3.6 V) and low ΔV_GS(th)/ΔT (−6.46 mV/K) support stable paralleling across temperature.

The device features a 4-terminal LFPAK56 layout: three source pins (Pins 1–3), one gate (Pin 4), and drain-connected mounting base (mb). Thermal resistance R_th(j-mb) = 1.18 K/W enables high-power dissipation (P_tot = 115 W at T_mb = 25 °C) with direct board thermal coupling.

Key Specifications

Parameter	Value and Actual Design Meaning
V_DS	40 V - Maximum blocking voltage for 12 V/24 V/48 V bus applications
R_DS(on)	3.5 mΩ @ V_GS = 10 V, I_D = 25 A, T_j = 25 °C - Enables <1.5 W conduction loss at 60 A
I_D (cont)	120 A @ T_mb = 25 °C - Validated continuous current under optimized PCB thermal design
Q_G(tot)	31–44 nC - Low gate charge supports >500 kHz switching with minimal driver loss
V_SD	0.83 V @ I_S = 25 A, T_j = 25 °C - Schottky-like forward drop reduces synchronous rectifier losses
t_rr	25 ns - Fast, soft reverse recovery minimizes EMI and voltage spikes in hard-switched topologies
R_th(j-mb)	1.18 K/W - Enables efficient heat transfer to heatsink or copper plane via exposed mounting base

Pinout & Package

LFPAK56 (SOT669) is a 4-terminal, single-ended surface-mount package with copper-clip construction, qualified to 175 °C junction temperature. It features an exposed drain-connected mounting base (mb) for low-inductance, high-current routing and enhanced thermal performance.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 3	Source (S)	Three parallel source terminals reduce bond-wire inductance and improve current sharing in high-di/dt switching
4	Gate (G)	Single gate input with low R_G (0.3–2 Ω) for fast, controlled turn-on/turn-off
mb	Mounting Base / Drain (D)	Exposed copper pad electrically connected to drain; serves as primary thermal path and high-current return

Key Features

Feature	Design Value
NextPower-S3 Schottky-Plus body diode	Soft reverse recovery (t_rr = 25 ns, Q_r = 16 nC) with low V_SD = 0.83 V and no high I_DSS penalty
Avalanche rating	100% tested at I_AS = 120 A - Ensures robustness against inductive load transients without external snubbers
Tight V_GS(th) distribution	2.4–3.6 V at T_j = 25 °C - Improves current sharing and dynamic balance when paralleling multiple devices
Wide SOA	Rated for linear-mode operation up to 120 A and 40 V - Supports active current limiting and hot-swap control
175 °C qualified LFPAK56	Copper-clip die attach and solderable mounting base - Enables reliable operation in automotive under-hood and industrial motor drive environments

Applications

Synchronous Rectification

DC-to-DC Converters

Use Scenario: Secondary-side switching in isolated 48 V–12 V buck-derived telecom and server PSUs operating at 300–600 kHz.

IC Role / Device Role / Timing Role: High-side synchronous rectifier replacing Schottky diodes to reduce conduction loss and improve efficiency above 95%.

Use Value: 3.5 mΩ R_DS(on) and 0.83 V V_SD cut rectifier losses by >40% vs. 40 V Schottky, while soft t_rr eliminates ringing-induced EMI.

Use Scenario: Primary-side high-current switch in multiphase VRMs for AI accelerators and CPU/GPU power delivery.

IC Role / Device Role / Timing Role: Low-side power switch in interleaved buck stages handling >100 A per phase with <100 ns dead-time requirements.

Use Value: Three-source-pin layout and low Q_GD (5–10 nC) enable precise timing control and reduced shoot-through risk during fast transitions.

High-Efficiency Power Supplies

BLDC Motor Control

Use Scenario: Output stage in compact 500 W AC-DC adapters with CoC Tier 2 and EU ErP Lot 6 compliance.

IC Role / Device Role / Timing Role: Final-stage power switch in LLC resonant half-bridge secondary synchronous rectification.

Use Value: 175 °C rating and 1.18 K/W R_th(j-mb) allow full 120 A capability in space-constrained enclosures without forced air cooling.

Use Scenario: Inverter leg switch in 24 V/48 V cordless power tools and e-bike controllers with peak currents >150 A.

IC Role / Device Role / Timing Role: Phase-leg high- and low-side MOSFET in 6-step commutation driving 3-phase BLDC motors at 20–50 kHz PWM.

Use Value: Avalanche-rated 120 A I_AS and wide SOA withstand motor back-EMF spikes and regenerative braking energy without desaturation protection.

Equivalent & Alternatives

The following parts are listed as comparable options for similar N-channel 40 V power MOSFET applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Infineon IPP036N04L	R_DS(on) = 3.6 mΩ, Q_G = 42 nC, TO-252 package, no Schottky-Plus diode	Lacks soft-recovery diode; requires external snubber in hard-switched apps	Preferred where TO-252 mechanical fit is required and diode softness is not critical
Vishay SiR626DP	R_DS(on) = 3.2 mΩ, Q_G = 49 nC, PowerPAK SO-8, no avalanche rating	Not 100% I_AS-tested; lower SOA margin in linear mode	Selected for lowest R_DS(on) in space-limited designs where avalanche stress is absent

Compared with IPP036N04L and SiR626DP, PSMN3R5-40YSD uniquely combines Schottky-Plus soft recovery, 100% avalanche testing, and 175 °C LFPAK56 reliability-making it optimal for high-reliability, high-frequency synchronous rectification where EMI and transient robustness are critical.

Availability

PSMN3R5-40YSD is available at Aetrix Electronics and suitable for synchronous rectification, DC-to-DC converters, high-efficiency power supplies, and BLDC motor control requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for PSMN3R5-40YSD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential semiconductors, delivering high-performance, high-reliability discrete and logic devices for power management, signal integrity, and interface applications.

This device belongs to Nexperia's NextPower-S3 portfolio, engineered specifically for high-efficiency, high-frequency power conversion systems demanding low-loss switching, soft-recovery diodes, and rugged thermal packaging.

FAQ

What is the maximum continuous drain current for PSMN3R5-40YSD under real-world PCB conditions?

The datasheet specifies 120 A continuous drain current at T_mb = 25 °C with optimized thermal design. In practice, sustained current is limited by PCB copper area, ambient temperature, and airflow. With a 25.4 mm² 70 µm copper pad on FR4, derating begins above 85 A at T_mb = 100 °C per Fig. 2. Peak pulsed current reaches 526 A for 10 µs.

Does PSMN3R5-40YSD require a gate resistor for safe operation?

Yes-a gate resistor is required to control dV/dt and prevent oscillation. The typical gate resistance is 5 Ω for switching tests (Fig. 12–13). For 400–600 kHz operation, 2.2–4.7 Ω balances switching speed and EMI; for motor control with high di/dt, ≥10 Ω improves stability. Gate drive voltage must stay within −20 V to +20 V.

How does the Schottky-Plus body diode differ from a standard MOSFET body diode?

The Schottky-Plus diode delivers soft reverse recovery (t_rr = 25 ns, Q_r = 16 nC) and low forward voltage (V_SD = 0.83 V), unlike conventional body diodes that exhibit hard recovery and higher V_F. It achieves this without increasing I_DSS leakage-maintaining only 2.19 µA at 125 °C-enabling efficient synchronous rectification without snubbers.

Can PSMN3R5-40YSD be wave soldered, and what are the key layout considerations?

Yes-the LFPAK56 package supports wave soldering per Fig. 19. Key layout requirements include 0.6 mm wide solder lands for Pins 1–4, 1.27 mm pitch, and a 4.826 mm × 2.1 mm mounting base pad. Exposed leads allow visual solder joint inspection; ensure 100% wetting of the mb pad and avoid solder mask over the mounting base to maximize thermal and electrical performance.

PSMN3R5-40YSDX Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: -

Package/Case:: SC-100, SOT-669

Packaging:: Tape & Reel (TR)

Product Status:: Active

FET Type:: N-Channel

Technology:: MOSFET (Metal Oxide)

Drain to Source Voltage (Vdss):: 40 V

Current - Continuous Drain (Id) @ 25°C:: 120A (Tc)

Drive Voltage (Max Rds On, Min Rds On):: 10V

Rds On (Max) @ Id, Vgs:: 3.5mOhm @ 25A, 10V

Vgs(th) (Max) @ Id:: 3.6V @ 1mA

Gate Charge (Qg) (Max) @ Vgs:: 19 nC @ 10 V

Vgs (Max):: ±20V

Input Capacitance (Ciss) (Max) @ Vds:: 3245 pF @ 20 V

FET Feature:: Schottky Diode (Body)

Power Dissipation (Max):: 115W (Tc)

Operating Temperature:: -55°C ~ 175°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: LFPAK56, Power-SO8

PSMN3R5-40YSDX FAQ

1.How can I place an order for PSMN3R5-40YSDX through Aetrix?

Please submit a Request for Quotation (RFQ) for PSMN3R5-40YSDX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PSMN3R5-40YSDX reliable?

The price and inventory of PSMN3R5-40YSDX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PSMN3R5-40YSDX is usually 5 days.

3.What payment methods are accepted for PSMN3R5-40YSDX?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PSMN3R5-40YSDX transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PSMN3R5-40YSDX?

PSMN3R5-40YSDX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PSMN3R5-40YSDX order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PSMN3R5-40YSDX?

For technical support, including PSMN3R5-40YSDX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PSMN3R5-40YSDX requirements.

6.How does Aetrix verify that PSMN3R5-40YSDX is sourced from the original manufacturer or authorized distributors?

All PSMN3R5-40YSDX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PSMN3R5-40YSDX meets industry standards.

7.What is the process for return or replacement of PSMN3R5-40YSDX?

All PSMN3R5-40YSDX units undergo pre-shipment inspection (PSI). If there is an issue with PSMN3R5-40YSDX, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PSMN3R5-40YSDX part is unused and in its original packaging.

Return procedure for PSMN3R5-40YSDX:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…