Nexperia USA Inc. PSMN7R8-100PSEQ
- Part No.:
- PSMN7R8-100PSEQ
- Manufacturer:
- Nexperia USA Inc.
- Category:
- FETs, MOSFETs
- Package:
- TO-220-3
- Datasheet:
-
PSMN7R8-100PSEQ.pdf
- Description:
- MOSFET N-CH 100V 100A TO220AB
- Quantity:
- Payment:

- Shipping:

Inventory:9,055
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PSMN7R8-100PSE from Nexperia is a standard-level N-channel MOSFET in TO-220AB (SOT78) package, rated for 100 V drain-source voltage, 7.8 mΩ RDS(on) at VGS = 10 V and Tj = 25 °C, and featuring enhanced safe operating area (SOA) for linear-mode robustness. It delivers 83 A continuous drain current at Tmb = 100 °C and supports high-energy unclamped avalanche events up to 315 mJ - ideal for hot-swap circuits in 48 V telecom backplane systems.
For engineers reviewing the PSMN7R8-100PSE datasheet, PSMN7R8-100PSE pinout, PSMN7R8-100PSE application, or PSMN7R8-100PSE equivalent, key selection criteria include SOA performance under in-rush stress, thermal resistance to mounting base (0.42 K/W typ), gate charge profile (128 nC total), and compatibility with standard-level gate drive (VGS(th) = 2–4 V).
Technical Context
This MOSFET employs planar silicon technology optimized for rugged linear-mode operation, with SOA curves validated for DC, pulsed, and single-pulse avalanche conditions up to 100 V and 100 A. Its gate threshold voltage (2–4 V at 25 °C) ensures reliable turn-on with standard 5 V or 10 V logic-level drivers.
The device integrates a monolithic source-drain diode with 0.8–1.2 V forward voltage at 25 A and exhibits low reverse recovery charge (210 nC), enabling efficient synchronous rectification or freewheeling in hard-switched topologies without external Schottky supplementation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 100 V maximum - supports 48 V rail designs with ≥2× voltage margin against transients and ringing. |
| RDS(on) | 7.8 mΩ max at VGS = 10 V, Tj = 25 °C - limits conduction loss to ≤4.9 W at 25 A, reducing heatsink requirements. |
| QG(tot) | 128 nC typical - determines gate drive power and switching speed; compatible with common 1–2 A peak gate drivers. |
| EAS | 315 mJ non-repetitive avalanche energy - enables reliable operation during short-circuit or in-rush events without external clamping. |
| Rth(j-mb) | 0.42 K/W typical - allows >200 W power dissipation with modest heatsinking when mounted to a thermally conductive baseplate. |
| ID (cont) | 83 A at Tmb = 100 °C - supports high-current load switching in industrial UPS and motor control stages. |
| VGS(th) | 2–4 V at Tj = 25 °C - ensures full enhancement with 3.3 V or 5 V microcontroller GPIO or dedicated gate drivers. |
Pinout & Package
TO-220AB (SOT78) plastic single-ended package with heatsink-mounted configuration, 3 leads, and mounting base electrically connected to drain. Thermal path optimized via metal tab contact to heatsink.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G) | Gate | Control terminal; requires ≤20 V absolute max rating; 0.83 Ω typical gate resistance affects drive loop damping. |
| 2 (D) | Drain | Main high-side current path; internally bonded to mounting base - must be isolated from PCB ground unless drain-referenced topology. |
| 3 (S) | Source | Reference node for gate drive; connects to load return or low-side switch node; carries full load current and diode recovery current. |
| Mounting Base (mb) | Drain extension | Electrically tied to drain pin; primary thermal interface - requires thermal paste and mechanical torque control per JEDEC spec. |
Key Features
| Feature | Design Value |
|---|---|
| Enhanced SOA | Validated linear-mode capability up to 100 V × 100 A DC - enables robust electronic fuse and soft-start implementation without derating. |
| Low RDS(on) | 7.8 mΩ max at 25 °C - reduces I²R losses by >30% vs. legacy 12 mΩ 100 V MOSFETs, improving system efficiency in continuous conduction. |
| Avalanche ruggedness | 315 mJ EAS - eliminates need for external TVS or snubbers in fault-tolerant 48 V hot-swap modules. |
| Integrated body diode | 210 nC Qr, 69 ns trr - supports bidirectional current flow in motor H-bridge freewheeling with predictable reverse recovery behavior. |
| Standard-level gate | VGS(th) = 2–4 V - simplifies drive architecture by eliminating level shifters in microcontroller-based power sequencers. |
Applications
| Electronic Fuse | Hot-Swap / Soft-Start |
|---|---|
|
Use Scenario: Protecting 48 V telecom backplane from overcurrent during board insertion or downstream short. IC Role / Device Role / Timing Role: High-side current-limiting switch with controlled dI/dt ramp during turn-on and fast shutdown on fault detection. Use Value: SOA robustness prevents thermal runaway during sustained 50–100 A in-rush, while 7.8 mΩ RDS(on) minimizes voltage drop (<0.5 V at 60 A) across the fuse element. |
Use Scenario: Gradually energizing capacitive loads in server PSUs or modular power supplies to limit in-rush surge. IC Role / Device Role / Timing Role: Linear-mode controlled switch regulating voltage ramp rate via gate voltage slew control. Use Value: Extended SOA enables stable operation at VDS = 20–60 V and ID = 30–80 A for >100 ms - avoiding snapback failure seen in non-SOA-optimized MOSFETs. |
| Uninterruptible Power Supplies | Motor Control |
|
Use Scenario: Bidirectional battery isolation and backup path switching in online UPS systems with 48 V LiFePO₄ banks. IC Role / Device Role / Timing Role: Synchronous rectifier and reverse-current blocking switch in DC-DC stage and battery interface. Use Value: Low Qr (210 nC) and fast trr (69 ns) reduce switching losses during commutation; avalanche rating handles bus transients during grid failover. |
Use Scenario: Low-side switching in 24–48 V brushed DC or BLDC gate driver half-bridges for industrial actuators. IC Role / Device Role / Timing Role: High-current, low-loss power stage switch handling PWM-driven motor phase currents up to 83 A. Use Value: 0.42 K/W Rth(j-mb) enables direct heatsink mounting for compact thermal design; 128 nC QG supports 20–100 kHz PWM without excessive gate drive loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel 100 V power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STP110N10F7 | 100 V, 110 A, RDS(on) = 6.5 mΩ, but SOA not characterized for linear mode; QG = 145 nC. | Lacks published SOA curves - unsuitable for electronic fuse or soft-start where extended linear operation is required. | Prefer only when peak current >83 A and SOA is not critical; verify thermal design with higher QG. |
| IRF540NPBF | 100 V, 33 A, RDS(on) = 44 mΩ, SOA data limited; QG = 71 nC, Rth(j-mb) = 1.2 K/W. | Lower current rating and higher RDS(on) increase conduction loss by >5× - impractical for >20 A continuous loads. | Acceptable only for low-power motor control or infrequent switching; avoid in telecom hot-swap or UPS due to SOA and thermal limitations. |
Compared with STP110N10F7 and IRF540NPBF, PSMN7R8-100PSE uniquely balances high current (83 A), low RDS(on) (7.8 mΩ), and verified SOA - making it the only option among the three qualified for sustained linear-mode operation in 48 V infrastructure systems.
Availability
PSMN7R8-100PSE is available at Aetrix Electronics and suitable for telecom power distribution, industrial UPS systems, and motor drive subsystems requiring stable component supply, long-term lifecycle support, and traceable sourcing for production programs.
Supply support for PSMN7R8-100PSE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete, logic, and MOSFET solutions, serving automotive, industrial, and consumer markets with ISO/TS-certified manufacturing.
This device belongs to Nexperia's "NextPower Live" portfolio - engineered specifically for robust linear-mode operation in power management applications such as hot-swap, electronic fusing, and soft-start, where SOA and avalanche capability are critical.
FAQ
Is PSMN7R8-100PSE suitable for gate driving with 3.3 V microcontrollers?
Yes - its gate threshold voltage ranges from 2 V to 4 V at 25 °C, ensuring reliable turn-on with 3.3 V logic. However, full enhancement (low RDS(on)) requires VGS ≥ 10 V; for 3.3 V drive, use an external gate driver or level shifter to achieve optimal conduction loss.
What is the maximum continuous drain current at 25 °C ambient?
The datasheet specifies 100 A continuous drain current at Tmb = 25 °C (mounting base temperature), capped by package limitation - not ambient temperature. Actual usable current depends on heatsink thermal resistance; with Rth(m-b) = 0.5 K/W and Tmb ≤ 100 °C, 83 A is sustainable.
Does the mounting base require electrical isolation from the PCB?
Yes - the mounting base is internally connected to the drain terminal. When mounted to a heatsink that is grounded or referenced to another potential, electrical isolation (e.g., mica washer + thermal paste or isolating pad) is mandatory to prevent short circuits or ground loops in the system.
Can PSMN7R8-100PSE replace older 100 V MOSFETs like IRF540 in existing designs?
Only with validation - while pin-compatible in TO-220AB, PSMN7R8-100PSE has lower RDS(on) (7.8 mΩ vs. 44 mΩ), higher current rating (83 A vs. 33 A), and superior SOA. Layout changes may be needed to manage increased power density and gate drive energy (128 nC vs. 71 nC); thermal and EMI re-characterization is recommended.
PSMN7R8-100PSEQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- -
- Package/Case:
- TO-220-3
- Packaging:
- Tube
- Product Status:
- Obsolete
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 100 V
- Current - Continuous Drain (Id) @ 25°C:
- 100A (Tj)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 7.8mOhm @ 25A, 10V
- Vgs(th) (Max) @ Id:
- 4V @ 1mA
- Gate Charge (Qg) (Max) @ Vgs:
- 128 nC @ 10 V
- Vgs (Max):
- ±20V
- Input Capacitance (Ciss) (Max) @ Vds:
- 7110 pF @ 50 V
- FET Feature:
- -
- Power Dissipation (Max):
- 294W (Tc)
- Operating Temperature:
- -55°C ~ 175°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-220AB
PSMN7R8-100PSEQ FAQ
1.How can I place an order for PSMN7R8-100PSEQ through Aetrix?
Please submit a Request for Quotation (RFQ) for PSMN7R8-100PSEQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PSMN7R8-100PSEQ reliable?
The price and inventory of PSMN7R8-100PSEQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PSMN7R8-100PSEQ is usually 5 days.
3.What payment methods are accepted for PSMN7R8-100PSEQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PSMN7R8-100PSEQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PSMN7R8-100PSEQ?
PSMN7R8-100PSEQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PSMN7R8-100PSEQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PSMN7R8-100PSEQ?
For technical support, including PSMN7R8-100PSEQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PSMN7R8-100PSEQ requirements.
6.How does Aetrix verify that PSMN7R8-100PSEQ is sourced from the original manufacturer or authorized distributors?
All PSMN7R8-100PSEQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PSMN7R8-100PSEQ meets industry standards.
7.What is the process for return or replacement of PSMN7R8-100PSEQ?
All PSMN7R8-100PSEQ units undergo pre-shipment inspection (PSI). If there is an issue with PSMN7R8-100PSEQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PSMN7R8-100PSEQ part is unused and in its original packaging.
Return procedure for PSMN7R8-100PSEQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PSMN7R8-100PSEQ Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

