Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > FETs, MOSFETs > FETs, MOSFETs

Nexperia USA Inc. PSMN9R8-100YSFX

Name: PSMN9R8-100YSFX
Brand: Nexperia USA Inc.
SKU: PSMN9R8-100YSFX
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: PSMN9R8-100YSFX

Manufacturer:: Nexperia USA Inc.

Category:: FETs, MOSFETs

Package:: SC-100, SOT-669

Datasheet:: PSMN9R8-100YSFX.pdf

Description:: NEXTPOWER 80/100V MOSFETS

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,833

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

PSMN9R8-100YSFX from Nexperia is a 100 V, 10.2 mΩ N-channel enhancement-mode MOSFET in LFPAK56 (SOT669) package, designed for high-efficiency switching in industrial and consumer power stages. It delivers 80 A continuous drain current at T_mb = 25 °C, features 100% avalanche-tested ruggedness (E_AS = 111 mJ), and supports wave-soldering with Ha-free, RoHS-compliant construction.

For engineers reviewing the PSMN9R8-100YSFX datasheet, PSMN9R8-100YSFX pinout, PSMN9R8-100YSFX application, or PSMN9R8-100YSFX equivalent, key selection criteria include R_DS(on) at 100 °C (13–16.2 mΩ), Q_G(tot) (34 nC typ), thermal resistance R_th(j-mb) (0.92 K/W), and LFPAK56 mounting-base thermal interface performance.

Technical Context

This NextPower MOSFET employs a trench-gate superjunction structure optimized for low Q_G × R_DS(on) figure-of-merit (FOM) and reduced Q_rr, enabling high-frequency operation in synchronous rectification and primary-side DC-DC switching. Its gate threshold voltage (V_GS(th)) ranges from 2.0 V to 4.0 V across temperature, supporting standard-level 10 V gate drive.

The device integrates a robust body diode with 22 nC recovered charge (Q_r) and 31 ns reverse recovery time (t_rr), validated under unclamped inductive switching at T_j = 25 °C. Junction-to-mounting-base thermal resistance of 0.92 K/W enables high-power dissipation on compact PCB footprints without heatsinks.

Key Specifications

Parameter	Value and Actual Design Meaning
V_DS	100 V - Maximum blocking voltage for 48 V input DC-DC and flyback topologies
R_DS(on) @ T_j = 25 °C	8.3–10.2 mΩ - Enables <1 W conduction loss at 32 A in USB-PD adapters
R_DS(on) @ T_j = 100 °C	13–16.2 mΩ - Confirmed stable on-state resistance under sustained thermal stress
Q_G(tot)	34 nC typical - Low gate charge reduces driver power and switching losses at 500 kHz+
E_AS	111 mJ - Avalanche energy rating verified by 100% production test for reliability in inductive loads
R_th(j-mb)	0.92 K/W - Enables >100 W power handling with direct copper pad mounting
t_r/t_f	9 ns / 12 ns - Fast switching transitions minimize overlap loss in hard-switched converters

Pinout & Package

LFPAK56 (SOT669) is a single-ended surface-mount plastic package with exposed mounting base connected to drain, optimized for low-inductance, high-current PCB layouts and wave soldering. The 4-terminal configuration provides three parallel source pins and one gate pin for minimized source inductance and improved current sharing.

Pin/Terminal	Circuit Role	Design Meaning
1	Source	Primary current return path; electrically tied to pins 2 and 3 for low-impedance source connection
2	Source	Parallel source terminal reducing effective source inductance in high-dI/dt applications
3	Source	Third source terminal enabling symmetric PCB layout and thermal spreading across source copper
4	Gate	Control input with 1.6 Ω typical gate resistance; requires <5 Ω external series resistor for optimal turn-on/turn-off control
Mounting Base (mb)	Drain	Exposed copper pad electrically and thermally connected to drain; serves as primary heat transfer path to PCB

Key Features

Feature	Design Value
Low Q_rr	22 nC - Reduces voltage spikes and EMI in synchronous rectifier operation
Q_G × R_DS(on) FOM	347 mΩ·nC - Optimized for high-efficiency, high-frequency SMPS designs
Avalanche ruggedness	100% production tested to 111 mJ - Eliminates need for external snubbers in BLDC motor drives
Wave-solderable LFPAK56	Peak soldering temperature rated to 260 °C - Compatible with standard lead-free reflow and wave processes
Thermal performance	R_th(j-mb) = 0.92 K/W - Delivers 147 W total power dissipation with minimal thermal derating

Applications

Synchronous Rectifier

Primary-Side DC-DC Switch

Use Scenario: Secondary-side switch in 65 W USB-C PD adapter with 5–20 V output.

IC Role / Device Role / Timing Role: N-channel MOSFET replacing Schottky diode in LLC resonant converter secondary leg.

Use Value: Reduces conduction loss by >40% vs. 40 V Schottky, enabling >95% efficiency at full load with 10.2 mΩ R_DS(on).

Use Scenario: Primary high-side switch in 48 V–12 V isolated buck-derived DC-DC module for telecom equipment.

IC Role / Device Role / Timing Role: Main switching element operating at 300 kHz with 10 V gate drive.

Use Value: Q_G(tot) = 34 nC and fast t_r/t_f minimize switching loss, supporting >92% efficiency at 25 A output.

BLDC Motor Control

USB-PD Fast-Charge Adapter

Use Scenario: Low-side switch in 3-phase inverter driving 24 V, 500 W fan motor.

IC Role / Device Role / Timing Role: Phase-leg switch with integrated body diode conducting freewheeling current.

Use Value: Q_r = 22 nC and t_rr = 31 ns limit diode recovery loss and voltage overshoot during commutation.

Use Scenario: Clamp switch in active clamp flyback topology for 100 W multi-port charger.

IC Role / Device Role / Timing Role: High-voltage clamp MOSFET absorbing leakage inductance energy.

Use Value: 100 V rating and 111 mJ E_AS withstand repeated unclamped inductive transients without degradation.

Equivalent & Alternatives

The following parts are listed as comparable options for similar N-channel power MOSFET applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Infineon IPP040N10N5	R_DS(on) = 4.0 mΩ @ 25 °C; higher gate charge (Q_G(tot) = 52 nC); TO-220FP package	Requires heatsink; better for lower-frequency, higher-current industrial SMPS	Select when lowest conduction loss dominates over switching loss and board space is not constrained.
Vishay SIHF10N100D	R_DS(on) = 100 mΩ @ 25 °C; TO-247 package; no Q_rr or avalanche rating specified	Limited to <10 A continuous; unsuitable for synchronous rectification or high-dI/dt loads	Only consider for cost-sensitive, low-frequency linear-regulator replacement where ruggedness is non-critical.

Compared with IPP040N10N5 and SIHF10N100D, PSMN9R8-100YSFX offers superior thermal interface via LFPAK56 mounting base, lower Q_G × R_DS(on) FOM, and guaranteed avalanche testing-making it optimal for compact, high-frequency, high-reliability consumer and industrial power stages.

Availability

PSMN9R8-100YSFX is available at Aetrix Electronics and suitable for synchronous rectification, primary-side DC-DC conversion, BLDC motor control, and USB-PD fast-charge adapters requiring stable component supply and consistent thermal performance.

Supply support for PSMN9R8-100YSFX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential semiconductors, delivering high-performance, reliable discrete and logic devices for automotive, industrial, and consumer markets.

This device belongs to the NextPower family-engineered specifically for high-efficiency, high-reliability power conversion in compact, thermally demanding applications such as fast-charging adapters and motor drives.

FAQ

What is the maximum continuous drain current for PSMN9R8-100YSFX at 100 °C mounting base temperature?

At T_mb = 100 °C, the continuous drain current is rated at 57 A per the datasheet's Fig. 2. This value reflects real-world thermal limits under typical PCB copper area (25.4 mm², 70 µm thick), and actual current capability depends on board layout and airflow. Derating below 80 A at 25 °C is required to maintain junction temperature ≤175 °C.

Is PSMN9R8-100YSFX suitable for synchronous rectification in a 500 kHz LLC resonant converter?

Yes-its 10.2 mΩ R_DS(on) at 25 °C, 22 nC Q_r, and 31 ns t_rr enable efficient synchronous rectification up to 1 MHz. The low Q_G(tot) (34 nC) minimizes gate drive loss, and the LFPAK56 package's low R_th(j-mb) ensures thermal stability under high RMS currents typical in LLC secondaries.

Does PSMN9R8-100YSFX require a gate resistor for safe operation?

A gate resistor is recommended: 2–5 Ω externally in series with the gate driver to dampen ringing and control dV/dt during switching. The device's 1.6 Ω typical internal gate resistance alone is insufficient to suppress oscillation in high-speed, high-current layouts-especially with long gate traces or low-impedance drivers.

Can PSMN9R8-100YSFX be used in automotive applications?

No-PSMN9R8-100YSFX is not AEC-Q101 qualified and lacks automotive-specific validation. Nexperia explicitly states non-automotive qualification in its legal disclaimers. For automotive use, select Nexperia's automotive-grade variants (e.g., PSMN2R0-100YSF) with full AEC-Q101 testing and PPAP documentation.

PSMN9R8-100YSFX Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: -

Package/Case:: SC-100, SOT-669

Packaging:: Tape & Reel (TR)

Product Status:: Active

FET Type:: N-Channel

Technology:: MOSFET (Metal Oxide)

Drain to Source Voltage (Vdss):: 100 V

Current - Continuous Drain (Id) @ 25°C:: 80A (Tc)

Drive Voltage (Max Rds On, Min Rds On):: 7V, 10V

Rds On (Max) @ Id, Vgs:: 10.2mOhm @ 20A, 10V

Vgs(th) (Max) @ Id:: 4V @ 1mA

Gate Charge (Qg) (Max) @ Vgs:: 50.4 nC @ 10 V

Vgs (Max):: ±20V

Input Capacitance (Ciss) (Max) @ Vds:: 3384 pF @ 50 V

FET Feature:: -

Power Dissipation (Max):: 147W (Tc)

Operating Temperature:: -55°C ~ 175°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: LFPAK56, Power-SO8

PSMN9R8-100YSFX FAQ

1.How can I place an order for PSMN9R8-100YSFX through Aetrix?

Please submit a Request for Quotation (RFQ) for PSMN9R8-100YSFX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PSMN9R8-100YSFX reliable?

The price and inventory of PSMN9R8-100YSFX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PSMN9R8-100YSFX is usually 5 days.

3.What payment methods are accepted for PSMN9R8-100YSFX?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PSMN9R8-100YSFX transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PSMN9R8-100YSFX?

PSMN9R8-100YSFX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PSMN9R8-100YSFX order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PSMN9R8-100YSFX?

For technical support, including PSMN9R8-100YSFX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PSMN9R8-100YSFX requirements.

6.How does Aetrix verify that PSMN9R8-100YSFX is sourced from the original manufacturer or authorized distributors?

All PSMN9R8-100YSFX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PSMN9R8-100YSFX meets industry standards.

7.What is the process for return or replacement of PSMN9R8-100YSFX?

All PSMN9R8-100YSFX units undergo pre-shipment inspection (PSI). If there is an issue with PSMN9R8-100YSFX, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PSMN9R8-100YSFX part is unused and in its original packaging.

Return procedure for PSMN9R8-100YSFX:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…