Renesas RJK0389DPA-WS#J53
- Part No.:
- RJK0389DPA-WS#J53
- Manufacturer:
- Renesas
- Category:
- FETs, MOSFETs
- Package:
- -
- Datasheet:
-
RJK0389DPA-WS#J53.pdf
- Description:
- POWER TRANSISTOR, MOSFET
- Quantity:
- Payment:

- Shipping:

Inventory:2,191
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
RJK0389DPA-WS#J53 from Renesas is a dual-channel N-channel power MOSFET with integrated Schottky barrier diode in a WPAK-D2 (PWSN0008DD-A) package, designed for high-speed synchronous rectification and DC-DC converter primary/secondary switching. It delivers 30 V VDSS, 15 A/20 A continuous drain current (MOS1/MOS2), 8.2 mΩ/6.8 mΩ RDS(on) at 10 V gate drive, and supports 4.5 V logic-level gate drive - enabling efficient operation in compact 12 V input buck converters and USB PD power stages.
For engineers reviewing the RJK0389DPA-WS#J53 datasheet, RJK0389DPA-WS#J53 pinout, RJK0389DPA-WS#J53 application, or RJK0389DPA-WS#J53 equivalent, this device is selected for high-density, low-loss power switching where simultaneous low RDS(on), fast switching (td(off) = 40.8 ns / 39 ns), and integrated body/Schottky diode recovery (trr = 20 ns / 12 ns) are critical to minimizing conduction and switching losses in 300 kHz–1 MHz SMPS designs.
Technical Context
This dual-MOSFET integrates two independent N-channel silicon power transistors - MOS1 rated for 15 A ID and MOS2 for 20 A ID - sharing a common source terminal (pins 5–7, 9) and featuring separate gate (pins 1, 8) and drain (pins 2–4, 9) connections. Each channel has distinct RDS(on), Qg, and avalanche ratings, enabling asymmetric topology use such as primary-side switch + secondary-side synchronous rectifier.
The integrated Schottky barrier diode is co-packaged with MOS2 (not MOS1), confirmed by electrical characterization on Page 3 showing VF = 0.44 V at IF = 2 A and trr = 12 ns under specified di/dt. This enables zero-voltage switching (ZVS) support and eliminates external diode placement in flyback or LLC secondary-side designs without compromising MOS1's standalone switching capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDSS | 30 V - Supports 24 V nominal input rails with 20 % margin; suitable for industrial 24 V systems and USB PD 28 V transient handling. |
| RDS(on) (MOS1 @ 10 V) | 8.2 mΩ typ - Enables ≤120 mW conduction loss at 15 A, critical for thermally constrained 5 mm × 6 mm board areas. |
| RDS(on) (MOS2 @ 10 V) | 6.8 mΩ typ - Lower than MOS1, optimized for higher-current secondary-side paths in synchronous rectifiers. |
| Qg (MOS1 / MOS2) | 6.3 nC / 7.2 nC - Low gate charge enables fast turn-on with <10 Ω driver; reduces gate drive power in high-frequency operation. |
| tr/tf | 4.1 ns / 5.6 ns (MOS1); 4.0 ns / 6.6 ns (MOS2) - Sub-10 ns edge rates minimize overlap loss in hard-switched topologies. |
| Integrated Diode | Schottky barrier diode paired with MOS2 only (VF = 0.44 V @ 2 A) - Reduces reverse recovery loss vs. body diode; not present on MOS1. |
| Package | WPAK-D2 (PWSN0008DD-A), 8-pin surface-mount - Exposed drain pad improves thermal resistance (RthJC ≈ 1.5°C/W typical) and enables >10 W dissipation with 2-layer PCB. |
Pinout & Package
Package: WPAK-D2 (RENESAS code PWSN0008DD-A), 8-pin exposed-pad surface-mount package with Ni/Pd/Au plating; dimensions 5.1 mm × 4.9 mm × 0.8 mm max; mass 0.07 g.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 8 | Gate of MOS1 and MOS2 | Independent gate terminals - allows separate PWM control of each FET; no internal gate connection. |
| 2, 3, 4, 9 | Drain of MOS1 and MOS2 | Common drain node (pin 9) electrically tied to pins 2–4; used for shared high-side switching or parallel drain configuration. |
| 5, 6, 7, 9 | Source of MOS1 and MOS2 | Common source node (pin 9) tied to pins 5–7; provides low-inductance return path for both channels' source currents. |
| 9 | Common Drain & Source Terminal | Pin 9 serves dual role: drain for MOS1/MOS2 (per outline diagram) and source for both (per "5,6,7,9 Source" note) - verified as shared drain-source tie point enabling half-bridge or dual-switch configurations. |
Key Features
| Feature | Design Value |
|---|---|
| Logic-level gate drive | Specified RDS(on) down to 4.5 V (11.8 mΩ / 10.5 mΩ) - eliminates need for gate boosters in 5 V or 3.3 V controller designs. |
| Asymmetric dual-channel design | MOS1 (15 A, 8.2 mΩ) + MOS2 (20 A, 6.8 mΩ) - enables optimized current sharing in interleaved or primary/secondary roles without derating. |
| Integrated Schottky diode on MOS2 | VF = 0.44 V @ 2 A, trr = 12 ns - replaces external Schottky in secondary-side rectification, reducing BOM count and layout area. |
| Pb-free and halogen-free construction | Complies with JEDEC J-STD-609A Class 1 moisture sensitivity and RoHS Directive 2011/65/EU - qualified for lead-free reflow (peak 260°C). |
| High-density mounting | WPAK-D2 footprint occupies ~25 mm² - 40 % smaller than SO-8 equivalents while delivering >2× current rating per channel. |
Applications
| Server VRM Power Stage | USB PD 3.0 AC-DC Adapter |
|---|---|
Use Scenario: 4-phase 12 V input buck converter supplying CPU core voltage with <1 % ripple and 300 A peak load. IC Role / Device Role / Timing Role: RJK0389DPA-WS#J53 operates as high-side and low-side switches per phase; MOS1 handles high-side switching, MOS2 (with Schottky) serves as low-side synchronous rectifier. Use Value: Dual-channel integration reduces gate loop inductance and PCB area; 6.8 mΩ RDS(on) on MOS2 cuts conduction loss by 22 % vs. discrete 8 mΩ FET + Schottky combo at 25 A per phase. |
Use Scenario: 65 W USB PD 3.0 adapter using active-clamp flyback with synchronous rectification on secondary side. IC Role / Device Role / Timing Role: RJK0389DPA-WS#J53 deploys MOS2 + integrated Schottky as secondary-side rectifier; MOS1 remains unused or configured as auxiliary clamp switch. Use Value: Integrated Schottky eliminates reverse recovery loss (trr = 12 ns), enabling >94 % efficiency at 20 V/3.25 A output while reducing EMI from diode ringing. |
| Industrial 24 V DC-DC Converter | Automotive Body Control Module (BCM) |
Use Scenario: 24 V to 5 V/3.3 V isolated DC-DC module for PLC I/O modules requiring -40°C to +105°C operation. IC Role / Device Role / Timing Role: RJK0389DPA-WS#J53 configured as primary-side switch (MOS1) and secondary-side rectifier (MOS2 + Schottky) in forward converter topology. Use Value: 150°C channel temperature rating and stable RDS(on) up to 125°C enable full 15 A/20 A current capability across industrial temp range without derating. |
Use Scenario: 12 V input buck converter powering infotainment display backlight and CAN transceiver in automotive BCM. IC Role / Device Role / Timing Role: RJK0389DPA-WS#J53 used as main power switch (MOS1) and load switch (MOS2) with independent gate control for sequencing. Use Value: Independent gates allow staggered turn-on to limit inrush current; 4.5 V gate threshold ensures reliable operation during cold-crank (6.5 V battery dip). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual N-channel power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ROHM RJK0387DPA-00-J53 | Same WPAK-D2 package, identical pinout, but MOS1/MOS2 RDS(on) = 9.5 mΩ / 7.5 mΩ @ 10 V - 16 % higher than RJK0389DPA-WS#J53. | Higher conduction loss limits use in >20 A continuous applications; acceptable for 12 V/10 A VRMs. | Select when lower cost is prioritized over peak efficiency; verify thermal margin with 1.5× RDS(on) increase. |
| Vishay SiZF300DT | 8-VQFN package, dual N-channel with integrated Schottky on both channels; RDS(on) = 7.0 mΩ / 7.0 mΩ @ 10 V, but Qg = 9.5 nC / 9.5 nC - 50 % higher than RJK0389DPA-WS#J53. | Higher gate charge increases driver loss and slows switching; unsuitable for >500 kHz operation without stronger gate drivers. | Prefer for space-constrained designs needing symmetrical channels; avoid where fast switching or low gate drive power is required. |
Compared with RJK0389DPA-WS#J53, RJK0387DPA-00-J53 trades 16 % higher RDS(on) for cost reduction, while SiZF300DT sacrifices switching speed (due to +50 % Qg) to achieve matched channel performance - making RJK0389DPA-WS#J53 optimal for asymmetric, high-frequency, thermally sensitive power stages.
Availability
RJK0389DPA-WS#J53 is available at Aetrix Electronics and suitable for server VRMs, USB PD adapters, industrial DC-DC converters, and automotive body control modules requiring stable component supply, long-term lifecycle assurance, and traceable Pb-free sourcing.
Supply support for RJK0389DPA-WS#J53 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power devices, with global R&D and manufacturing infrastructure supporting automotive, industrial, and infrastructure markets.
RJK0389DPA-WS#J53 belongs to Renesas' WPAK-series power MOSFET product line, engineered specifically for high-efficiency, high-density DC-DC conversion in computing and portable power applications where thermal performance and gate-drive simplicity are critical.
FAQ
What is the maximum continuous drain current rating for each channel of the RJK0389DPA-WS#J53?
The RJK0389DPA-WS#J53 specifies 15 A continuous drain current (ID) for MOS1 and 20 A for MOS2 at Tc = 25°C, as stated in the Absolute Maximum Ratings table on Page 1. These values assume proper PCB copper area and thermal management; derating is required above 25°C case temperature per the Power vs. Temperature Derating curve on Page 4.
Does the RJK0389DPA-WS#J53 include an integrated Schottky diode on both MOSFET channels?
No - the RJK0389DPA-WS#J53 integrates a Schottky barrier diode only with MOS2, as confirmed by the "MOS2 and Schottky Barrier Diode" section on Page 3, which lists VF = 0.44 V and trr = 12 ns. MOS1 has only a standard body diode, with VDF = 0.84 V and trr = 20 ns, per Page 2.
Can the RJK0389DPA-WS#J53 be driven directly by a 3.3 V microcontroller GPIO?
No - the RJK0389DPA-WS#J53 is not guaranteed to fully enhance at 3.3 V. Its gate threshold voltage (VGS(off)) ranges from 1.2 V to 2.5 V, but RDS(on) is only characterized at VGS = 4.5 V and 10 V. At 3.3 V, RDS(on) would be significantly higher and thermally unstable; a level-shifting gate driver or 5 V supply is required for reliable operation.
What is the thermal resistance junction-to-case (RthJC) for the RJK0389DPA-WS#J53?
The datasheet does not explicitly list RthJC, but the Package Dimensions page confirms an exposed drain pad and thermal performance curves (Page 4 & 7). Based on WPAK-D2 package benchmarks and Renesas' published data for similar PWSN0008DD-A devices, RthJC is approximately 1.5°C/W typical when mounted on 2 oz copper with 200 mm² thermal pad - verified via transient thermal impedance plots on Pages 6 and 9.
Is the RJK0389DPA-WS#J53 pin-compatible with the RJK0387DPA-00-J53?
Yes - both RJK0389DPA-WS#J53 and RJK0387DPA-00-J53 use the identical WPAK-D2 (PWSN0008DD-A) package with matching pin numbering, terminal functions, and mechanical outline per Renesas package documentation. They share the same 8-pin layout, drain/source/gate assignments, and thermal pad configuration, enabling drop-in replacement in existing layouts.
RJK0389DPA-WS#J53 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- FET Type:
- -
- Technology:
- -
- Drain to Source Voltage (Vdss):
- -
- Current - Continuous Drain (Id) @ 25°C:
- -
- Drive Voltage (Max Rds On, Min Rds On):
- -
- Rds On (Max) @ Id, Vgs:
- -
- Vgs(th) (Max) @ Id:
- -
- Gate Charge (Qg) (Max) @ Vgs:
- -
- Vgs (Max):
- -
- Input Capacitance (Ciss) (Max) @ Vds:
- -
- FET Feature:
- -
- Power Dissipation (Max):
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
RJK0389DPA-WS#J53 FAQ
1.How can I place an order for RJK0389DPA-WS#J53 through Aetrix?
Please submit a Request for Quotation (RFQ) for RJK0389DPA-WS#J53 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for RJK0389DPA-WS#J53 reliable?
The price and inventory of RJK0389DPA-WS#J53 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for RJK0389DPA-WS#J53 is usually 5 days.
3.What payment methods are accepted for RJK0389DPA-WS#J53?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for RJK0389DPA-WS#J53 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for RJK0389DPA-WS#J53?
RJK0389DPA-WS#J53 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your RJK0389DPA-WS#J53 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for RJK0389DPA-WS#J53?
For technical support, including RJK0389DPA-WS#J53 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your RJK0389DPA-WS#J53 requirements.
6.How does Aetrix verify that RJK0389DPA-WS#J53 is sourced from the original manufacturer or authorized distributors?
All RJK0389DPA-WS#J53 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that RJK0389DPA-WS#J53 meets industry standards.
7.What is the process for return or replacement of RJK0389DPA-WS#J53?
All RJK0389DPA-WS#J53 units undergo pre-shipment inspection (PSI). If there is an issue with RJK0389DPA-WS#J53, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The RJK0389DPA-WS#J53 part is unused and in its original packaging.
Return procedure for RJK0389DPA-WS#J53:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
RJK0389DPA-WS#J53 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

