Renesas RJK60S4DPE-WS#J3
- Part No.:
- RJK60S4DPE-WS#J3
- Manufacturer:
- Renesas
- Category:
- FETs, MOSFETs
- Package:
- -
- Datasheet:
-
RJK60S4DPE-WS#J3.pdf
- Description:
- N-CHANNEL POWER MOSFET
- Quantity:
- Payment:

- Shipping:

Inventory:320
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
RJK60S4DPE-WS#J3 from Renesas Electronics is a 600 V, 16 A superjunction MOSFET optimized for high-speed power switching in offline SMPS, PFC stages, and industrial inverters. It delivers RDS(on) = 0.23 Ω (typ.) at VGS = 10 V, tf = 17 ns (typ.), and features integrated body diode with trr = 363 ns - enabling efficient hard-switching operation up to 100 kHz.
For engineers reviewing the RJK60S4DPE-WS#J3 datasheet, RJK60S4DPE-WS#J3 pinout, RJK60S4DPE-WS#J3 application, or RJK60S4DPE-WS#J3 equivalent, key selection criteria include its 600 V VDSS, 104.1 W channel dissipation at Tc = 25°C, 1.2 °C/W θch-c, LDPAK(S)-(1) package thermal performance, and avalanche energy rating of 0.87 mJ.
Technical Context
This device implements a planar superjunction architecture with charge compensation pillars, enabling low RDS(on) × Qg trade-off (0.23 Ω × 18 nC). Its gate threshold voltage VGS(off) ranges 3–5 V, supporting standard 10 V gate drivers while maintaining noise immunity.
Dynamic characteristics are defined under pulsed conditions: Ciss = 988 pF, Coss = 1415 pF, and Crss = 5.1 pF at VDS = 25 V; Qgd/Qgs ratio of ~0.86 supports controlled dV/dt during turn-off and reduces cross-conduction risk in bridge configurations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDSS | 600 V - supports universal AC input (85–265 VAC) with ≥2× safety margin in flyback/PFC designs |
| RDS(on) | 0.23 Ω typ. - enables <1.5 W conduction loss at 8 A DC, critical for thermally constrained 100–300 W systems |
| tf | 17 ns typ. - minimizes switching loss in high-frequency PFC (65–100 kHz), reducing heatsink requirements |
| θch-c | 1.2 °C/W - allows 104.1 W continuous dissipation with ≤125°C case temperature using moderate copper area |
| Qg | 18 nC - compatible with standard 1-A peak gate drivers without excessive Miller plateau time |
| trr | 363 ns - limits reverse recovery loss in totem-pole PFC; lower than conventional SJ-MOSFETs by ~25% |
| EAR | 0.87 mJ - supports single-pulse unclamped inductive switching in motor drive snubberless designs |
Pinout & Package
Package: LDPAK(S)-(1) (RENESAS code PRSS0004AE-B), surface-mount, 4-terminal thermally enhanced variant with dual drain leads for reduced source inductance and improved thermal path to PCB copper.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G) | Gate | Control terminal; requires 10 V drive for full enhancement; ±20 V/30 V absolute max rating prevents ESD damage |
| 2 (D) | Drain | Main high-side power node; connected to HV bus; shares thermal pad with Pin 4 |
| 3 (S) | Source | Power return and gate reference; low-inductance layout essential for stable high-dV/dt operation |
| 4 (D) | Drain (redundant) | Second drain connection - paralleled internally with Pin 2 to halve current density and reduce thermal resistance |
Key Features
| Feature | Design Value |
|---|---|
| Superjunction structure | Enables 600 V rating with RDS(on) 40% lower than trench MOSFET equivalents at same die size |
| Dual-drain thermal design | Reduces effective θJA by 15–20% vs. standard TO-220FP; supports >10 W/cm² PCB copper utilization |
| Low Crss/Ciss ratio | Crss/Ciss = 0.0051 - suppresses Miller-induced false turn-on in half-bridge operation without external gate clamping |
| Body diode softness factor | trr/Irr = 15.8 ns/A - mitigates voltage overshoot during diode commutation in LLC resonant converters |
| Avalanche-rated | Specified IAP = 4 A and EAR = 0.87 mJ - permits reliable operation in inductive load switching without external snubbers |
Applications
| Industrial Motor Drives | Server PSU PFC Stages |
|---|---|
Use Scenario: 3 kW three-phase inverter output stage operating at 8 kHz PWM with 600 V DC bus. IC Role / Device Role / Timing Role: High-side switching element in IGBT gate-drive compatible topology; handles 16 A RMS phase current. Use Value: RDS(on) = 0.23 Ω limits conduction loss to 58.9 W per device at full load, enabling forced-air cooling instead of liquid. |
Use Scenario: Continuous conduction mode (CCM) boost PFC in 1.5 kW server power supply. IC Role / Device Role / Timing Role: Main switch in interleaved two-phase boost converter switching at 100 kHz. Use Value: tf = 17 ns and Qgd = 6 nC reduce turn-off loss by 32% vs. legacy 600 V MOSFETs, improving efficiency from 95.1% to 96.4%. |
| Photovoltaic Inverters | EV Onboard Chargers |
Use Scenario: DC-DC isolation stage in string inverter with 1000 V PV input and 400 V battery interface. IC Role / Device Role / Timing Role: Primary-side switch in phase-shifted full-bridge topology; rated for 600 V blocking with 2× derating margin. Use Value: V(BR)DSS stability over temperature (±0.05%/°C) ensures consistent breakdown margin across –40°C to +125°C ambient. |
Use Scenario: Secondary-side synchronous rectifier in 6.6 kW bidirectional OBC operating in DAB topology. IC Role / Device Role / Timing Role: Low-side switch handling 16 A peak current at 200 kHz with zero-voltage switching assist. Use Value: Body diode VDF = 1.0 V (typ.) and Qrr = 4.9 μC minimize reverse recovery loss during ZVS transitions, cutting diode conduction loss by 41%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage power switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STW62N60M2 | RDS(on) = 0.22 Ω, Qg = 22 nC, tf = 25 ns, TO-247 package | Higher gate charge increases driver loss; larger footprint limits board density | Preferred where higher avalanche ruggedness (EAS = 1.25 mJ) outweighs thermal advantage of LDPAK |
| IPP60R190C7 | RDS(on) = 0.19 Ω, Qg = 25 nC, Coss = 1250 pF, TO-220 package | Lower RDS(on) but higher Coss degrades hard-switching efficiency above 65 kHz | Better for <65 kHz applications needing lowest conduction loss; unsuitable for 100 kHz PFC due to slower tf (32 ns) |
Compared with STW62N60M2 and IPP60R190C7, the RJK60S4DPE-WS#J3 offers superior thermal resistance (1.2 °C/W vs. ≥2.5 °C/W) and faster switching (tf = 17 ns), making it optimal for compact, high-frequency, air-cooled power systems where PCB space and thermal management are constrained.
Availability
RJK60S4DPE-WS#J3 is available at Aetrix Electronics and suitable for industrial motor drives, server PSU PFC stages, photovoltaic inverters, and EV onboard chargers requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for RJK60S4DPE-WS#J3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RJK60S4DPE-WS#J3 belongs to Renesas' high-voltage superjunction MOSFET product line, engineered specifically for high-efficiency, high-power-density AC-DC and DC-DC conversion in industrial and renewable energy systems.
FAQ
What is the maximum continuous drain current rating for RJK60S4DPE-WS#J3 at 100°C case temperature?
The RJK60S4DPE-WS#J3 supports ID = 10.1 A continuously at Tc = 100°C, as specified in the Absolute Maximum Ratings table. This derating from the 16 A rating at Tc = 25°C reflects thermal limitations of the LDPAK(S)-(1) package and ensures safe operation within the 150°C channel temperature limit. Designers must verify PCB copper area and airflow to sustain this current in real-world conditions.
Does RJK60S4DPE-WS#J3 have an integrated body diode, and what are its key parameters?
Yes, the RJK60S4DPE-WS#J3 includes a monolithic body-drain diode with VDF = 1.0 V (typ.) at IF = 16 A and trr = 363 ns (typ.) under diF/dt = 100 A/μs. Its Qrr = 4.9 μC and softness factor support efficient commutation in bridge topologies. Unlike discrete diode solutions, this integrated diode shares the same thermal path as the MOSFET channel, simplifying thermal design.
Can RJK60S4DPE-WS#J3 be used in avalanche mode, and what are the validated limits?
Yes, the RJK60S4DPE-WS#J3 is fully characterized for single-pulse unclamped inductive switching: IAP = 4 A and EAR = 0.87 mJ at Tch ≤ 150°C. These values are measured per Note 2 in the datasheet using the standardized avalanche test circuit on page 6. Repeated avalanche operation is not recommended; designers should implement proper snubbing or clamp circuits for repetitive stress.
What is the gate-to-source threshold voltage range for RJK60S4DPE-WS#J3, and how does it affect drive design?
The RJK60S4DPE-WS#J3 has VGS(off) = 3–5 V (min–max) at ID = 1 mA, confirming logic-level compatibility with 5 V microcontrollers only in saturated switching, but optimal enhancement requires VGS ≥ 10 V. Its typical RDS(on) of 0.23 Ω is guaranteed at VGS = 10 V, so gate drivers must deliver ≥10 V with ≥1 A peak current to ensure fast turn-on and minimal Miller plateau duration.
How does the LDPAK(S)-(1) package of RJK60S4DPE-WS#J3 improve thermal performance versus TO-220FP?
The LDPAK(S)-(1) package of RJK60S4DPE-WS#J3 achieves θch-c = 1.2 °C/W - 40% lower than typical TO-220FP (≈2.0 °C/W) - via dual drain terminals bonded directly to thick copper pads and reduced die-to-case interfacial resistance. This allows 104.1 W channel dissipation at Tc = 25°C, enabling smaller heatsinks or higher power density in space-constrained industrial power supplies.
RJK60S4DPE-WS#J3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- FET Type:
- -
- Technology:
- -
- Drain to Source Voltage (Vdss):
- -
- Current - Continuous Drain (Id) @ 25°C:
- -
- Drive Voltage (Max Rds On, Min Rds On):
- -
- Rds On (Max) @ Id, Vgs:
- -
- Vgs(th) (Max) @ Id:
- -
- Gate Charge (Qg) (Max) @ Vgs:
- -
- Vgs (Max):
- -
- Input Capacitance (Ciss) (Max) @ Vds:
- -
- FET Feature:
- -
- Power Dissipation (Max):
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
RJK60S4DPE-WS#J3 FAQ
1.How can I place an order for RJK60S4DPE-WS#J3 through Aetrix?
Please submit a Request for Quotation (RFQ) for RJK60S4DPE-WS#J3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for RJK60S4DPE-WS#J3 reliable?
The price and inventory of RJK60S4DPE-WS#J3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for RJK60S4DPE-WS#J3 is usually 5 days.
3.What payment methods are accepted for RJK60S4DPE-WS#J3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for RJK60S4DPE-WS#J3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for RJK60S4DPE-WS#J3?
RJK60S4DPE-WS#J3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your RJK60S4DPE-WS#J3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for RJK60S4DPE-WS#J3?
For technical support, including RJK60S4DPE-WS#J3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your RJK60S4DPE-WS#J3 requirements.
6.How does Aetrix verify that RJK60S4DPE-WS#J3 is sourced from the original manufacturer or authorized distributors?
All RJK60S4DPE-WS#J3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that RJK60S4DPE-WS#J3 meets industry standards.
7.What is the process for return or replacement of RJK60S4DPE-WS#J3?
All RJK60S4DPE-WS#J3 units undergo pre-shipment inspection (PSI). If there is an issue with RJK60S4DPE-WS#J3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The RJK60S4DPE-WS#J3 part is unused and in its original packaging.
Return procedure for RJK60S4DPE-WS#J3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
RJK60S4DPE-WS#J3 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

