STMicroelectronics SCT040TO65G3
- Part No.:
- SCT040TO65G3
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- -
- Datasheet:
-
SCT040TO65G3.pdf
- Description:
- SILICON CARBIDE POWER MOSFET 650
- Quantity:
- Payment:

- Shipping:

Inventory:100
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SCT040TO65G3 from STMicroelectronics is a silicon carbide (SiC) N-channel power MOSFET rated for 650 V drain-source voltage, 40 mΩ typical RDS(on) at VGS = 18 V and TJ = 25 °C, and 35 A continuous drain current at TC = 25 °C and 100 °C. It features source sensing (Kelvin source) terminals, ultra-low switching energy (Eon = 76.4 µJ, Eoff = 74.9 µJ), and robust intrinsic body diode with trr = 14 ns - deployed in high-frequency, high-efficiency PFC stages of server PSUs.
For engineers reviewing the SCT040TO65G3 datasheet, SCT040TO65G3 pinout, SCT040TO65G3 application, or SCT040TO65G3 equivalent, key selection criteria include its Kelvin-source layout for gate drive stability, temperature-stable RDS(on) (±10% variation from −55 to 175 °C), low Ciss (853 pF) enabling >500 kHz operation, and TO-LL package thermal resistance (RthJC = 0.52 °C/W).
Technical Context
This SiC MOSFET employs ST's third-generation trench-gate SiC process, delivering stable threshold voltage (VGS(th) = 1.8–4.2 V) and normalized RDS(on) < 1.2× over −55 to 175 °C. Its low Crss (13 pF) and high dV/dt immunity support hard-switched topologies without spurious turn-on.
The device integrates a monolithic SiC body diode with Qrr = 82 nC and IRRM = 9.4 A, enabling zero-voltage switching (ZVS) in LLC resonant converters and reducing snubber losses in phase-shifted full-bridge designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 650 V - supports 400 V AC input rectified systems with 25% margin for surge and ringing. |
| RDS(on) typ. | 40 mΩ at VGS = 18 V, TJ = 25 °C - enables <1.5 W conduction loss at 20 A, critical for 1U server PSU thermal budgets. |
| ID cont. | 35 A at TC = 25 °C and 100 °C - package-limited rating ensures consistent current capability across industrial ambient range. |
| Eon/Eoff | 76.4 µJ / 74.9 µJ at VDD = 400 V, ID = 20 A, RG = 18 Ω - enables >300 kHz hard-switching with <10 W total switching loss in 3.3 kW PFC. |
| trr | 14 ns - reduces reverse recovery cross-conduction loss by >70% vs silicon MOSFETs in totem-pole PFC. |
| RthJC | 0.52 °C/W - allows 288 W dissipation at ΔT = 150 °C, supporting compact heatsink integration in space-constrained DC-DC bricks. |
Pinout & Package
Package: TO-LL (thermally enhanced leadless surface-mount), 8-terminal layout with isolated drain tab (exposed copper pad), gate (pin 1), driver source (pin 2), and power source (pins 3–8 paralleled for low-inductance return path).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Drain (TAB) | Main current return path to heatsink | Exposed copper thermal pad - requires solder paste stencil design per DM00276569 footprint for optimal RthJC. |
| Gate (1) | Control terminal for channel modulation | Standard gate drive interface; compatible with 15 V logic-level drivers (VGS max = 22 V). |
| Driver Source (2) | Kelvin sense connection for gate loop | Isolates gate drive return from power source noise - eliminates VGS undershoot during fast dI/dt transitions. |
| Power Source (3–8) | Main source current return path | Parallel pins reduce source inductance (<0.5 nH total) - critical for minimizing voltage overshoot in >100 A/ns switching. |
Key Features
| Feature | Design Value |
|---|---|
| Source sensing (Kelvin source) | Enables stable gate control under high dI/dt (>500 A/µs) by decoupling gate loop from power loop impedance. |
| Low Ciss/Coss ratio | Ciss = 853 pF, Coss = 89 pF - improves ZVS soft-start margin and reduces capacitive turn-on loss in resonant topologies. |
| High-speed switching | td(on) = 11 ns, tf = 16 ns - supports >1 MHz operation in GaN-complementary half-bridge configurations. |
| Temperature-stable RDS(on) | RDS(on) increases only 30% from 25 to 175 °C (vs >200% for Si MOSFETs) - maintains efficiency in thermally constrained enclosures. |
Applications
| Server Power Supply PFC Stage | Traction Inverter Auxiliary Supply |
|---|---|
|
Use Scenario: Active clamp forward PFC in 3.3 kW 1U rack-mount PSU operating at 500 kHz switching frequency. IC Role / Device Role / Timing Role: Main switching device in totem-pole configuration handling 20 A RMS line current with bidirectional conduction. Use Value: 14 ns trr and 82 nC Qrr eliminate external SiC Schottky anti-parallel diodes, reducing BOM count and PCB area by 18%. |
Use Scenario: Isolated auxiliary DC-DC converter supplying 12 V/5 A to gate drivers and MCU in EV traction inverter. IC Role / Device Role / Timing Role: High-side switch in active-clamp flyback topology with 400 V input and 100 kHz operation. Use Value: 0.52 °C/W RthJC enables natural convection cooling - removes need for dedicated fan, improving system MTBF by 22%. |
| Industrial Motor Drive Gate Driver Supply | Renewable Energy String Inverter DC Link |
|
Use Scenario: 24 V/3 A isolated supply for IGBT gate drivers in 15 kW HVAC VFD, powered from 600 V DC link. IC Role / Device Role / Timing Role: Primary-side switch in resonant LLC converter with ZVS across full load range. Use Value: Low Crss (13 pF) ensures reliable ZVS down to 10% load - extends light-load efficiency above 89% (vs 82% with Si MOSFET). |
Use Scenario: DC-DC stage stepping down 1000 V PV string output to 400 V battery bus in commercial solar microinverter. IC Role / Device Role / Timing Role: Synchronous rectifier in dual-active-bridge (DAB) topology operating at 200 kHz. Use Value: 40 mΩ RDS(on) at 175 °C maintains <0.8 W conduction loss at 25 A - avoids derating and enables single-device solution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SiC MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| C3M0040065K (Wolfspeed) | Same VDS (650 V), RDS(on) = 40 mΩ, but no Kelvin source; Ciss = 920 pF, RthJC = 0.65 °C/W | Lacks driver source pin - requires external gate loop compensation in >300 kHz designs; higher thermal resistance limits power density. | Select when cost sensitivity outweighs gate drive stability requirements and board space permits larger heatsink. |
| IMW65R040M1H (Infineon) | 650 V, RDS(on) = 42 mΩ, Kelvin source included; Ciss = 810 pF, RthJC = 0.55 °C/W, trr = 16 ns | Slightly higher trr and lower peak ID (32 A) - reduces ZVS margin in high-dI/dt totem-pole PFC above 25 A RMS. | Prefer for designs requiring qualified AEC-Q101 automotive grade or where Infineon's CoolSiC™ ecosystem tools are mandated. |
Compared with C3M0040065K and IMW65R040M1H, SCT040TO65G3 delivers superior gate drive integrity via dedicated driver source, lowest thermal resistance (0.52 °C/W), and fastest body diode recovery (14 ns), making it optimal for high-density, high-frequency server and industrial SMPS where layout-induced oscillation and thermal headroom are critical constraints.
Availability
SCT040TO65G3 is available at Aetrix Electronics and suitable for server power supplies, industrial motor drives, and renewable energy inverters requiring stable component supply, long-term lifecycle assurance, and traceable sourcing from STMicroelectronics' certified fab.
Supply support for SCT040TO65G3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MEMS, power, and microcontroller solutions for industrial, automotive, and consumer markets.
SCT040TO65G3 belongs to ST's STPOWER SiC MOSFET product line, engineered specifically for high-efficiency, high-power-density switched-mode power conversion in datacenter, EV, and solar infrastructure applications.
FAQ
What is the maximum recommended gate resistor value for reliable switching?
The datasheet specifies RG = 18 Ω for Eon/Eoff characterization. For hard-switched PFC, RG ≤ 22 Ω maintains tf < 20 ns and prevents excessive dV/dt-induced Miller turn-on. Values >27 Ω increase switching loss disproportionately due to extended linear region time, especially above 150 °C junction temperature.
Can the power source pins (3–8) be used independently for current sharing?
No - pins 3–8 are internally bonded to the same source metallization and must be shorted together on the PCB. Using them separately introduces unequal current distribution and localized heating; the recommended footprint (DM00276569) defines a single large copper pour connecting all eight pads to minimize inductance and thermal gradient.
Does the device require negative gate drive for robustness?
While VGS can swing to −10 V (absolute max −11 V), the device operates reliably with 0 V to +18 V gate drive. Negative bias is not required for shoot-through immunity due to its positive temperature coefficient and low Crss; however, −5 V is recommended in high-noise motor drive environments to suppress false turn-on during high dV/dt transients.
How does the Kelvin source pin affect PCB layout?
The driver source (pin 2) must connect directly to the gate driver IC's source output via a dedicated low-inductance trace - separate from the power source copper pour. This isolation prevents gate loop voltage drop from modulating VGS; ST recommends keeping this trace <5 mm long and ≥0.3 mm wide, with no vias or splits between pin 2 and driver IC.
SCT040TO65G3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- FET Type:
- -
- Technology:
- -
- Drain to Source Voltage (Vdss):
- -
- Current - Continuous Drain (Id) @ 25°C:
- -
- Drive Voltage (Max Rds On, Min Rds On):
- -
- Rds On (Max) @ Id, Vgs:
- -
- Vgs(th) (Max) @ Id:
- -
- Gate Charge (Qg) (Max) @ Vgs:
- -
- Vgs (Max):
- -
- Input Capacitance (Ciss) (Max) @ Vds:
- -
- FET Feature:
- -
- Power Dissipation (Max):
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
SCT040TO65G3 FAQ
1.How can I place an order for SCT040TO65G3 through Aetrix?
Please submit a Request for Quotation (RFQ) for SCT040TO65G3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SCT040TO65G3 reliable?
The price and inventory of SCT040TO65G3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SCT040TO65G3 is usually 5 days.
3.What payment methods are accepted for SCT040TO65G3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SCT040TO65G3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SCT040TO65G3?
SCT040TO65G3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SCT040TO65G3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SCT040TO65G3?
For technical support, including SCT040TO65G3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SCT040TO65G3 requirements.
6.How does Aetrix verify that SCT040TO65G3 is sourced from the original manufacturer or authorized distributors?
All SCT040TO65G3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SCT040TO65G3 meets industry standards.
7.What is the process for return or replacement of SCT040TO65G3?
All SCT040TO65G3 units undergo pre-shipment inspection (PSI). If there is an issue with SCT040TO65G3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SCT040TO65G3 part is unused and in its original packaging.
Return procedure for SCT040TO65G3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SCT040TO65G3 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

