Toshiba Semiconductor and Storage SSM3J16FU(TE85L,F)
- Part No.:
- SSM3J16FU(TE85L,F)
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- FETs, MOSFETs
- Package:
- SC-70, SOT-323
- Datasheet:
-
SSM3J16FU(TE85L,F).pdf
- Description:
- SMALL LOW RON PCH MOSFETS VDSS:-
- Quantity:
- Payment:

- Shipping:

Inventory:2,970
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SSM3J16FU(TE85L,F) from Toshiba is a silicon P-channel MOSFET in the π-MOSVI family, designed for low-voltage high-speed switching and analog switch applications. It features RDS(ON) = 8 Ω (max) at VGS = −4 V, VDS = −20 V rating, and SC-70 (JEITA: SC-70, Toshiba: 2-2E1E) package with 3 terminals. It is commonly used in portable power management and signal routing circuits.
For engineers reviewing the SSM3J16FU(TE85L,F) datasheet, SSM3J16FU(TE85L,F) pinout, SSM3J16FU(TE85L,F) application, or SSM3J16FU(TE85L,F) equivalent, key selection criteria include guaranteed RDS(ON) across −1.5 V to −4 V gate drive, low input capacitance (Ciss = 11 pF), and thermal performance on FR4 boards under pulsed ID conditions.
Technical Context
This P-channel enhancement-mode MOSFET operates with a gate threshold voltage Vth of −0.6 V to −1.1 V (VDS = −3 V, ID = −0.1 mA), enabling logic-level compatibility with 2.5 V/3.3 V control signals. Its forward transfer admittance |Yfs| reaches 25 mS (typ.) at ID = −10 mA, supporting fast turn-on/turn-off transitions (ton = 130 ns, toff = 190 ns).
The device uses a small-signal silicon process optimized for low RDS(ON) and low Ciss/Crss trade-offs: Ciss = 11 pF, Crss = 3.7 pF, and Coss = 10 pF at VDS = −3 V. It is rated for continuous drain current ID = −100 mA and pulse current IDP = −200 mA, with channel temperature limit Tch = 150 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | −20 V - Maximum drain-source blocking voltage; defines safe operating range in low-voltage reverse-polarity protection or load-switching. |
| RDS(ON) @ VGS = −4 V | 8 Ω (max) - Ensures <100 mW conduction loss at −10 mA drain current; suitable for battery-powered analog switches. |
| |Yfs| | 25 mS (min) - High transconductance supports rapid gate charging and stable gain in small-signal amplification. |
| Ciss | 11 pF - Low input capacitance minimizes gate drive power and enables >10 MHz switching in digital control paths. |
| ton/toff | 130/190 ns - Fast switching times allow use in PWM dimming and multiplexed signal routing up to ~3 MHz. |
| PD (FR4) | 150 mW - Power dissipation limit on standard PCB layout; requires thermal derating above 25 °C ambient. |
Pinout & Package
SSM3J16FU(TE85L,F) is housed in a JEITA-standard SC-70 package (Toshiba designation: 2-2E1E), measuring 1.0 mm × 0.6 mm × 0.4 mm, with gull-wing leads and 6.0 mg typical weight. The package is surface-mount compatible and optimized for high-density portable PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Source) | Current return path for P-channel conduction | Internally connected to substrate; must be tied to higher potential than drain for normal operation. |
| 2 (Gate) | Control electrode for channel formation | High-impedance input requiring ESD-safe handling; threshold defined at −0.1 mA ID. |
| 3 (Drain) | Current output terminal | Connected to load; withstands −20 V reverse bias; voltage drop governed by RDS(ON) and ID. |
Key Features
| Feature | Design Value |
|---|---|
| Low RDS(ON) at low VGS | 12 Ω max at −2.5 V enables direct interface with 2.5 V logic without level-shifting. |
| Ultra-small SC-70 footprint | 1.0 × 0.6 mm outline saves board space in wearables and hearing aids where size is critical. |
| Low gate charge & capacitance | Ciss = 11 pF and Crss = 3.7 pF reduce switching losses and EMI in high-frequency analog switches. |
| Specified RDS(ON) over temperature | RDS(ON) increases only 1.8× from 25 °C to 100 °C, ensuring predictable on-loss in thermally constrained enclosures. |
Applications
| Battery-Powered Load Switch | USB Data Line Protection |
|---|---|
Use Scenario: Enabling/disabling power to peripheral ICs in Bluetooth earbuds during sleep mode to extend battery life. IC Role / Device Role: P-channel high-side load switch controlling VCC delivery to sensor subsystems. Use Value: RDS(ON) ≤ 8 Ω at −4 V ensures <320 µW conduction loss at 20 mA, minimizing quiescent power impact. | Use Scenario: Isolating USB D+ and D− lines from host controller during hot-plug events to prevent latch-up. IC Role / Device Role: Bidirectional analog switch protecting data lines while maintaining signal integrity. Use Value: Low Ciss (11 pF) and Crss (3.7 pF) preserve USB 2.0 rise/fall times (<2 ns) without signal degradation. |
| Low-Voltage Signal Multiplexer | Reverse Polarity Protection |
Use Scenario: Routing audio signals between microphone and codec in smart speakers with shared ADC inputs. IC Role / Device Role: Single-pole single-throw (SPST) analog switch selecting between two AC-coupled sources. Use Value: Vth = −0.6 to −1.1 V allows clean turn-on with 1.8 V GPIO, avoiding distortion from partial channel enhancement. | Use Scenario: Protecting 3.3 V microcontroller I/O pins from accidental −5 V misconnection in industrial sensor interfaces. IC Role / Device Role: Reverse-biased P-channel MOSFET clamping negative transients before they reach sensitive inputs. Use Value: VDS = −20 V rating and IDSS ≤ −1 µA ensure leakage remains negligible even under sustained reverse bias. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar P-channel MOSFET switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DMN2013LFG-7 | RDS(ON) = 5.5 Ω (max) @ −4.5 V; higher VGS(th) (−1.0 to −2.0 V); SOT-723 package (1.2 × 0.8 mm) | Better on-resistance but requires ≥−4.5 V gate drive; larger footprint may limit ultra-compact layouts. | Prefer when lower conduction loss justifies gate drive redesign and board area increase. |
| AO3401 | RDS(ON) = 52 mΩ (max) @ −4.5 V; SOT-23 package; higher ID rating (−4.2 A) but larger size and higher Ciss (520 pF) | Designed for power switching, not signal routing; excessive capacitance degrades high-speed analog performance. | Select only for high-current DC load switching where speed and capacitance are secondary concerns. |
Compared with DMN2013LFG-7 and AO3401, the SSM3J16FU(TE85L,F) offers optimal balance of ultra-small size, low gate charge, and sufficient RDS(ON) for signal-level switching-making it uniquely suited for space-constrained, low-power analog and mixed-signal routing where both speed and footprint matter.
Availability
SSM3J16FU(TE85L,F) is available at Aetrix Electronics and suitable for battery-powered load switching, USB data line protection, low-voltage signal multiplexing, and reverse polarity protection requiring stable component supply and long-term manufacturability.
Supply support for SSM3J16FU(TE85L,F) includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures discrete semiconductors, power devices, and logic ICs with emphasis on efficiency, miniaturization, and reliability for consumer, industrial, and automotive systems.
The SSM3J16FU(TE85L,F) belongs to Toshiba's π-MOSVI series of small-signal P-channel MOSFETs, engineered specifically for high-speed, low-voltage analog and digital switching in portable and space-constrained electronics.
FAQ
What is the maximum gate-source voltage rating for SSM3J16FU(TE85L,F)?
The SSM3J16FU(TE85L,F) has a gate-source voltage rating of ±10 V. Exceeding this limit-even briefly-can cause irreversible gate oxide damage. This rating applies under both DC and transient conditions, and design margins should maintain VGS within −9 V to +9 V during all operational and ESD events. The SSM3J16FU(TE85L,F) datasheet specifies this absolute maximum to ensure long-term reliability in real-world PCB environments.
Does SSM3J16FU(TE85L,F) support logic-level gate drive from 2.5 V microcontrollers?
Yes, the SSM3J16FU(TE85L,F) supports logic-level drive from 2.5 V systems: its gate threshold voltage Vth ranges from −0.6 V to −1.1 V, and RDS(ON) is specified at −2.5 V (12 Ω max). At −2.5 V VGS, the device delivers usable on-state performance for low-current analog switching. However, full enhancement and minimal RDS(ON) require −4 V, so system designers should verify load current versus acceptable on-loss for each SSM3J16FU(TE85L,F) application.
What is the thermal resistance θJA of SSM3J16FU(TE85L,F) on a standard FR4 board?
The SSM3J16FU(TE85L,F) does not specify θJA directly, but its power dissipation rating is 150 mW when mounted on a defined FR4 test board (25.4 mm × 25.4 mm × 1.6 mm, Cu pad: 0.6 mm² × 3). From this, θJA is approximately 333 °C/W (calculated as (150 °C − 25 °C) / 0.15 W). This value assumes no additional copper pour or thermal vias; actual θJA in production layouts will vary based on PCB copper area and airflow. The SSM3J16FU(TE85L,F) datasheet provides RDS(ON) vs. temperature curves to aid thermal design.
Can SSM3J16FU(TE85L,F) be used in bidirectional analog signal paths?
Yes, the SSM3J16FU(TE85L,F) can operate bidirectionally in analog signal paths due to its symmetrical source/drain structure in enhancement-mode P-channel configuration. Its low Ciss (11 pF) and Crss (3.7 pF) minimize signal coupling and distortion. However, body diode conduction must be avoided by ensuring VGS remains sufficiently negative during signal swings; proper biasing is required to keep the channel fully enhanced across the full signal range. This behavior is confirmed in the SSM3J16FU(TE85L,F) switching time test circuit and ID–VDS characterization.
Is SSM3J16FU(TE85L,F) RoHS compliant and lead-free?
Yes, the SSM3J16FU(TE85L,F) is RoHS compliant and lead-free. Toshiba confirms compliance with EU Directive 2011/65/EU (RoHS 2) and related amendments. The part marking "(TE85L,F)" denotes tape-and-reel packaging with lead-free termination finish. Full material declarations and test reports are available through Toshiba's environmental portal; Aetrix Electronics guarantees traceable sourcing of RoHS-compliant SSM3J16FU(TE85L,F) lots per order.
SSM3J16FU(TE85L,F) Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- -
- Package/Case:
- SC-70, SOT-323
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- FET Type:
- P-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 20 V
- Current - Continuous Drain (Id) @ 25°C:
- 100mA (Ta)
- Drive Voltage (Max Rds On, Min Rds On):
- 1.5V, 4V
- Rds On (Max) @ Id, Vgs:
- 8Ohm @ 10mA, 4V
- Vgs(th) (Max) @ Id:
- 1.1V @ 100µA
- Gate Charge (Qg) (Max) @ Vgs:
- -
- Vgs (Max):
- ±10V
- Input Capacitance (Ciss) (Max) @ Vds:
- 11 pF @ 3 V
- FET Feature:
- -
- Power Dissipation (Max):
- 150mW (Ta)
- Operating Temperature:
- 150°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- USM
SSM3J16FU(TE85L,F) FAQ
1.How can I place an order for SSM3J16FU(TE85L,F) through Aetrix?
Please submit a Request for Quotation (RFQ) for SSM3J16FU(TE85L,F) on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SSM3J16FU(TE85L,F) reliable?
The price and inventory of SSM3J16FU(TE85L,F) are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SSM3J16FU(TE85L,F) is usually 5 days.
3.What payment methods are accepted for SSM3J16FU(TE85L,F)?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SSM3J16FU(TE85L,F) transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SSM3J16FU(TE85L,F)?
SSM3J16FU(TE85L,F) orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SSM3J16FU(TE85L,F) order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SSM3J16FU(TE85L,F)?
For technical support, including SSM3J16FU(TE85L,F) datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SSM3J16FU(TE85L,F) requirements.
6.How does Aetrix verify that SSM3J16FU(TE85L,F) is sourced from the original manufacturer or authorized distributors?
All SSM3J16FU(TE85L,F) products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SSM3J16FU(TE85L,F) meets industry standards.
7.What is the process for return or replacement of SSM3J16FU(TE85L,F)?
All SSM3J16FU(TE85L,F) units undergo pre-shipment inspection (PSI). If there is an issue with SSM3J16FU(TE85L,F), returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SSM3J16FU(TE85L,F) part is unused and in its original packaging.
Return procedure for SSM3J16FU(TE85L,F):
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SSM3J16FU(TE85L,F) Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

