Toshiba Semiconductor and Storage SSM3K15CT,L3F
- Part No.:
- SSM3K15CT,L3F
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- FETs, MOSFETs
- Package:
- SC-101, SOT-883
- Datasheet:
-
SSM3K15CT,L3F.pdf
- Description:
- MOSFET N-CH 30V 100MA CST3
- Quantity:
- Payment:

- Shipping:

Inventory:2,779
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SSM3K15CT,L3F from Toshiba Electronic Devices & Storage Corporation is a silicon N-channel MOSFET designed for low-voltage, high-speed switching and analog switch applications. It delivers RDS(ON) = 4.0 Ω (max) at VGS = 4 V, supports 30 V VDS, 100 mA continuous drain current, and operates in the ultra-compact CST3 (SOT-323) package for high-density PCB layouts.
For engineers reviewing the SSM3K15CT,L3F datasheet, SSM3K15CT,L3F pinout, SSM3K15CT,L3F application, or SSM3K15CT,L3F equivalent, key selection criteria include its low gate threshold voltage (0.8–1.5 V), fast switching times (ton = 50 ns, toff = 180 ns), and guaranteed RDS(ON) performance down to VGS = 2.5 V - critical for 3.3 V logic-controlled load switching and signal routing.
Technical Context
This discrete N-channel enhancement-mode MOSFET uses planar silicon technology optimized for low-voltage operation and minimal gate charge. Its 7.8 pF input capacitance (Ciss) and 3.6 pF reverse transfer capacitance (Crss) support clean, low-distortion switching in analog multiplexer and power-gating roles.
The device features a single-gate, three-terminal structure with source-connected substrate and bottom-side electrodes. Thermal design is constrained by 100 mW power dissipation on FR4 (10 mm × 10 mm, 100 mm² Cu pad), requiring careful layout for ambient temperatures up to 125°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 30 V - maximum blocking voltage compatible with 3.3 V/5 V system rails and I/O protection circuits |
| RDS(ON) @ VGS = 4 V | 4.0 Ω (max) - enables <100 mW conduction loss at 10 mA, suitable for low-power signal switching |
| RDS(ON) @ VGS = 2.5 V | 7.0 Ω (max) - ensures turn-on capability with standard 2.5 V logic outputs without level-shifting |
| Vth | 0.8–1.5 V - low threshold allows direct drive from microcontroller GPIOs and reduces gate drive complexity |
| ton/toff | 50 ns / 180 ns - supports >1 MHz switching in digital load control and analog sample-hold paths |
| Ciss | 7.8 pF (typ.) - minimizes capacitive loading on driving signals and preserves signal integrity in multiplexed paths |
| PD (FR4) | 100 mW - defines thermal limit for surface-mount placement without heatsinking in space-constrained designs |
Pinout & Package
SSM3K15CT,L3F is housed in the CST3 (JEDEC MO-203AA, industry-standard SOT-323) package - a 1.3 mm × 1.7 mm × 0.9 mm surface-mount outline with bottom-side electrode terminals and top-side polarity marking. The package supports reflow soldering and high-density placement.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Gate) | Control terminal | Receives logic-level voltage to modulate channel conductivity; low Ciss enables fast edge response |
| 2 (Source) | Reference node | Common return path for drain current; internally tied to substrate; requires stable ground reference |
| 3 (Drain) | Output/load terminal | Carries switched current to load; rated for 30 V breakdown and 100 mA DC operation |
Key Features
| Feature | Design Value |
|---|---|
| Low RDS(ON) at 2.5 V | Enables direct interface with 2.5 V FPGA I/O banks and low-voltage microcontrollers without gate drivers |
| Ultra-small CST3 footprint | Reduces board area by >50% vs. SOT-23, supporting miniaturized wearables and sensor nodes |
| Guaranteed Vth range | Ensures consistent turn-on behavior across production lots, simplifying timing margin analysis in digital switches |
| Low Crss (3.6 pF) | Minimizes Miller feedback during switching, improving noise immunity in mixed-signal routing applications |
Applications
| USB Data Line Switching | IoT Sensor Power Gating |
|---|---|
Use Scenario: Selecting between two USB upstream ports in portable docking stations while maintaining signal integrity below 480 Mbps. IC Role / Device Role / Timing Role: Analog switch controlling D+/D− differential pair continuity with sub-100 ns transition and <1 Ω contact resistance variation. Use Value: RDS(ON) flatness across VGS and low Ciss/Crss preserve eye diagram margins and reduce EMI in high-speed data paths. | Use Scenario: Enabling/disabling power to MEMS accelerometers or environmental sensors between measurement cycles in battery-powered nodes. IC Role / Device Role / Timing Role: Low-leakage load switch isolating supply rail with <1 µA IDSS and fast enable/disable timing. Use Value: 100 mA rating and 7.0 Ω RDS(ON) at 2.5 V allow full-sensor activation from MCU GPIO, extending battery life via precise duty cycling. |
| GPIO-Driven LED Dimming | Industrial Digital I/O Protection |
Use Scenario: PWM-controlling indicator LEDs in PLC HMI panels where microcontroller pins lack sufficient sink/source current. IC Role / Device Role / Timing Role: Low-side switch modulating LED current with 50 ns turn-on to support >10 kHz dimming frequencies without visible flicker. Use Value: Fast ton/toff and low gate charge ensure accurate PWM duty cycle replication and minimal thermal rise at 100 mA. | Use Scenario: Isolating field-side digital inputs from controller logic in industrial controllers exposed to transient surges. IC Role / Device Role / Timing Role: Input protection switch disconnecting faulty channels during overvoltage events while preserving system uptime. Use Value: 30 V VDS rating and ±20 V VGSS tolerance allow safe clamping of 24 V industrial bus transients before downstream IC damage occurs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel small-signal MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DMN2004LK-7 | RDS(ON) = 3.5 Ω (max) @ VGS = 4.5 V; higher VGS(th) (1.0–2.5 V); SOT-23 package | Requires ≥4.5 V gate drive for optimal RDS(ON); less suitable for 2.5 V logic interfaces | Prefer when higher drive voltage is available and board space permits larger SOT-23 footprint |
| AO3400 | RDS(ON) = 2.7 Ω (max) @ VGS = 10 V; VGS(th) = 0.7–1.4 V; SOT-23 package | Superior RDS(ON) only at ≥4.5 V; not characterized for 2.5 V operation in official datasheet | Select for lower conduction loss where 3.3 V+ gate drive is assured and thermal headroom exists |
Compared with DMN2004LK-7 and AO3400, the SSM3K15CT,L3F provides verified 2.5 V operability and smallest package size - making it optimal for space-constrained, low-voltage systems where gate drive margin is limited and board real estate is premium.
Availability
SSM3K15CT,L3F is available at Aetrix Electronics and suitable for USB switching, IoT sensor power gating, GPIO-driven LED dimming, and industrial digital I/O protection requiring stable component supply and long-term manufacturability.
Supply support for SSM3K15CT,L3F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures semiconductor components with emphasis on reliability, efficiency, and integration for industrial, consumer, and automotive markets.
The SSM3K15CT,L3F belongs to Toshiba's small-signal MOSFET product line, engineered specifically for low-voltage, high-density switching in portable and embedded systems where footprint, gate drive compatibility, and parametric consistency are critical.
FAQ
What is the maximum gate-source voltage rating for SSM3K15CT,L3F?
The SSM3K15CT,L3F has a gate-source voltage rating of ±20 V. This specification ensures robustness against transient overshoot during switching and allows safe operation with 3.3 V, 5 V, or 12 V gate drive circuits. Exceeding ±20 V risks permanent gate oxide damage, so clamping or limiting circuitry is recommended in noisy environments. The SSM3K15CT,L3F datasheet confirms this absolute maximum under "Absolute Maximum Ratings" with test condition VGS = ±16 V yielding ≤±1 µA leakage.
Does SSM3K15CT,L3F support 2.5 V logic-level gate drive?
Yes, the SSM3K15CT,L3F is fully specified for 2.5 V operation: RDS(ON) is guaranteed at 7.0 Ω (max) with VGS = 2.5 V and ID = 10 mA. Its Vth range (0.8–1.5 V) ensures reliable turn-on with 2.5 V logic, and the device is widely used in FPGA and low-voltage MCU I/O expansion. The SSM3K15CT,L3F electrical characteristics table explicitly lists this condition and confirms usable Yfs and switching performance at that bias point.
What is the thermal derating behavior of SSM3K15CT,L3F above 25°C ambient?
The SSM3K15CT,L3F exhibits linear thermal derating: its 100 mW power dissipation rating at Ta = 25°C decreases to zero at Ta = 150°C, per the PD–Ta curve in the datasheet. On a standard FR4 board (10 mm × 10 mm, 100 mm² Cu pad), the thermal resistance θJA is approximately 1250°C/W. For continuous 100 mA operation, junction temperature must be monitored - the SSM3K15CT,L3F's 150°C Tch limit constrains usable ambient range based on actual power dissipation.
Is SSM3K15CT,L3F suitable for analog signal switching applications?
Yes, the SSM3K15CT,L3F is qualified for analog switching due to its low and flat RDS(ON) (2.2–4.0 Ω typ./max), low Ciss (7.8 pF), and low Crss (3.6 pF), which minimize signal distortion and crosstalk. It is explicitly cited in Toshiba documentation for "Analog Switch Applications", and its symmetric on-resistance vs. VDS curve supports bidirectional signal routing. The SSM3K15CT,L3F's 30 V VDS rating also accommodates typical audio and sensor signal swing ranges.
What is the package type and marking code for SSM3K15CT,L3F?
The SSM3K15CT,L3F uses the CST3 package - identical to JEDEC SOT-323 - with dimensions 1.3 mm × 1.7 mm × 0.9 mm and bottom-side electrodes. Top-side marking reads "SB" followed by a date/lot code; pin 1 (Gate) is identified by a polarity mark near the left edge. The "L3F" suffix denotes tape-and-reel packaging per EIA-481 standard, and the device weighs 0.75 mg (typical). This matches Toshiba's official package designation 2-1J1B.
SSM3K15CT,L3F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- -
- Package/Case:
- SC-101, SOT-883
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 30 V
- Current - Continuous Drain (Id) @ 25°C:
- 100mA (Ta)
- Drive Voltage (Max Rds On, Min Rds On):
- 2.5V, 4V
- Rds On (Max) @ Id, Vgs:
- 4Ohm @ 10mA, 4V
- Vgs(th) (Max) @ Id:
- 1.5V @ 100µA
- Gate Charge (Qg) (Max) @ Vgs:
- -
- Vgs (Max):
- ±20V
- Input Capacitance (Ciss) (Max) @ Vds:
- 7.8 pF @ 3 V
- FET Feature:
- -
- Power Dissipation (Max):
- 100mW (Ta)
- Operating Temperature:
- 150°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- CST3
SSM3K15CT,L3F FAQ
1.How can I place an order for SSM3K15CT,L3F through Aetrix?
Please submit a Request for Quotation (RFQ) for SSM3K15CT,L3F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SSM3K15CT,L3F reliable?
The price and inventory of SSM3K15CT,L3F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SSM3K15CT,L3F is usually 5 days.
3.What payment methods are accepted for SSM3K15CT,L3F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SSM3K15CT,L3F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SSM3K15CT,L3F?
SSM3K15CT,L3F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SSM3K15CT,L3F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SSM3K15CT,L3F?
For technical support, including SSM3K15CT,L3F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SSM3K15CT,L3F requirements.
6.How does Aetrix verify that SSM3K15CT,L3F is sourced from the original manufacturer or authorized distributors?
All SSM3K15CT,L3F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SSM3K15CT,L3F meets industry standards.
7.What is the process for return or replacement of SSM3K15CT,L3F?
All SSM3K15CT,L3F units undergo pre-shipment inspection (PSI). If there is an issue with SSM3K15CT,L3F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SSM3K15CT,L3F part is unused and in its original packaging.
Return procedure for SSM3K15CT,L3F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SSM3K15CT,L3F Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

