Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > FETs, MOSFETs > FETs, MOSFETs

Toshiba Semiconductor and Storage SSM3K15CT(TPL3)

Name: SSM3K15CT(TPL3)
Brand: Toshiba Semiconductor and Storage
SKU: SSM3K15CT(TPL3)
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: SSM3K15CT(TPL3)

Manufacturer:: Toshiba Semiconductor and Storage

Category:: FETs, MOSFETs

Package:: SC-101, SOT-883

Datasheet:: SSM3K15CT(TPL3).pdf

Description:: MOSFET N-CH 30V 100MA CST3

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,369

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

SSM3K15CT(TPL3) from Toshiba Electronic Devices & Storage Corporation is a silicon N-channel MOSFET designed for low-voltage, high-speed switching and analog switch applications in space-constrained systems. It delivers R_DS(ON) = 4.0 Ω (max) at V_GS = 4 V, supports V_DS = 30 V and I_D = 100 mA DC, and is packaged in the ultra-small CST3 (SOT-323) surface-mount package.

For engineers reviewing the SSM3K15CT(TPL3) datasheet, SSM3K15CT(TPL3) pinout, SSM3K15CT(TPL3) application, or SSM3K15CT(TPL3) equivalent, key selection criteria include its low gate threshold voltage (0.8–1.5 V), sub-8 pF input capacitance, 50 ns turn-on time, and suitability for battery-powered signal routing and load switching where board area and drive strength are critical.

Technical Context

This discrete N-channel enhancement-mode MOSFET operates as a single-pole, single-throw (SPST) voltage-controlled switch with no body diode conduction requirement in its target use cases. Its low V_th enables direct interface with 2.5 V and 3.3 V logic families, while its R_DS(ON) performance remains stable across −25°C to 100°C ambient conditions.

The device uses a planar silicon process optimized for low-input-capacitance switching; C_iss = 7.8 pF (typ), C_rss = 3.6 pF (typ), and C_oss = 8.8 pF (typ) support fast edge rates and minimal Miller effect in digital control paths. It is not rated for avalanche energy or repetitive unclamped inductive switching.

Key Specifications

Parameter	Value and Actual Design Meaning
V_DS Max	30 V - Supports rail-to-rail switching up to 3.3 V logic-supplied loads without derating
R_DS(ON) @ 4 V	4.0 Ω (max) - Enables ≤40 mW conduction loss at 10 mA load current
V_th Range	0.8–1.5 V - Ensures reliable turn-on with standard 2.5 V/3.3 V GPIO outputs
C_iss	7.8 pF (typ) - Minimizes gate drive power and propagation delay in high-frequency toggling
t_on/t_off	50 ns / 180 ns - Suitable for digital signal routing below 2 MHz clock domains
P_D @ Ta=25°C	100 mW - Requires thermal pad or layout-aware copper pour for sustained 100 mA operation
I_D DC	100 mA - Rated for continuous analog/digital switching in portable sensor interfaces and LED drivers

Pinout & Package

SSM3K15CT(TPL3) is housed in the CST3 (JEITA package code 2-1J1B), a 3-pin ultra-thin SOT-323 package measuring 2.0 × 2.1 × 0.9 mm with bottom-side electrodes and top-side polarity marking. The package supports high-density mounting on FR4 PCBs with 100 mm² Cu pad per datasheet Note 1.

Pin/Terminal	Circuit Role	Design Meaning
1 (Gate)	Control input	Receives logic-level voltage to modulate channel conductivity; requires <1 µA leakage current handling
2 (Source)	Reference node	Common return path for switched current; electrically tied to PCB ground plane in most low-side configurations
3 (Drain)	Switched output	Connects to load; carries full switched current (≤100 mA DC); exposed bottom electrode enhances thermal transfer

Key Features

Feature	Design Value
Low R_DS(ON) at 2.5 V	7.0 Ω (max) - Enables functional switching directly from 2.5 V microcontroller I/O pins without level-shifting
Ultra-small footprint	CST3 package (2.0 × 2.1 mm) - Reduces PCB area by >50% vs. SOT-23 in multi-channel analog switch arrays
Fast switching speed	50 ns t_on, 180 ns t_off - Supports clean signal pass-through in data acquisition multiplexers and USB port protection
Low gate charge	C_iss = 7.8 pF - Limits dynamic gate drive current to <100 µA at 1 MHz toggle rate, easing MCU GPIO loading

Applications

USB Port Protection	Portable Sensor Multiplexer
Use Scenario: Isolating VBUS and D+/D− lines during hot-plug detection or fault events in USB 2.0 peripheral designs. IC Role / Device Role / Timing Role: Low-side analog switch controlling signal path integrity and overvoltage isolation. Use Value: R_DS(ON) ≤4.0 Ω ensures <20 mV drop across 5 mA USB pull-up current, preserving signaling margin.	Use Scenario: Routing analog outputs from multiple MEMS sensors (e.g., accelerometers, temperature ICs) to a shared ADC input in wearables. IC Role / Device Role / Timing Role: SPST analog switch enabling sequential channel selection under firmware control. Use Value: C_iss < 8 pF and R_DS(ON) flatness over 0–3 V ensure ≤0.5 LSB crosstalk error in 12-bit SAR ADC systems.
LED Current Control	Logic-Level Power Gating
Use Scenario: Enabling/disabling indicator LEDs in battery-powered IoT nodes where efficiency and size are critical. IC Role / Device Role / Timing Role: Low-side load switch activated by MCU GPIO to interrupt LED cathode path. Use Value: 100 mA DC rating and 4.0 Ω R_DS(ON) allow direct drive of 20 mA LEDs from 3.3 V rails with <80 mW dissipation.	Use Scenario: Shutting down auxiliary circuitry (e.g., RF transceiver bias, sensor LDOs) between active cycles in ultra-low-power sleep modes. IC Role / Device Role / Timing Role: High-efficiency power rail switch controlled by deep-sleep wake-up controller. Use Value: Sub-1 µA I_GSS and 1 µA I_DSS prevent standby current leakage that would compromise multi-week battery life.

USB Port Protection

Portable Sensor Multiplexer

Use Scenario: Isolating VBUS and D+/D− lines during hot-plug detection or fault events in USB 2.0 peripheral designs.

IC Role / Device Role / Timing Role: Low-side analog switch controlling signal path integrity and overvoltage isolation.

Use Value: R_DS(ON) ≤4.0 Ω ensures <20 mV drop across 5 mA USB pull-up current, preserving signaling margin.

Use Scenario: Routing analog outputs from multiple MEMS sensors (e.g., accelerometers, temperature ICs) to a shared ADC input in wearables.

IC Role / Device Role / Timing Role: SPST analog switch enabling sequential channel selection under firmware control.

Use Value: C_iss < 8 pF and R_DS(ON) flatness over 0–3 V ensure ≤0.5 LSB crosstalk error in 12-bit SAR ADC systems.

LED Current Control

Logic-Level Power Gating

Use Scenario: Enabling/disabling indicator LEDs in battery-powered IoT nodes where efficiency and size are critical.

IC Role / Device Role / Timing Role: Low-side load switch activated by MCU GPIO to interrupt LED cathode path.

Use Value: 100 mA DC rating and 4.0 Ω R_DS(ON) allow direct drive of 20 mA LEDs from 3.3 V rails with <80 mW dissipation.

Use Scenario: Shutting down auxiliary circuitry (e.g., RF transceiver bias, sensor LDOs) between active cycles in ultra-low-power sleep modes.

IC Role / Device Role / Timing Role: High-efficiency power rail switch controlled by deep-sleep wake-up controller.

Use Value: Sub-1 µA I_GSS and 1 µA I_DSS prevent standby current leakage that would compromise multi-week battery life.

Equivalent & Alternatives

The following parts are listed as comparable options for similar N-channel small-signal MOSFET applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
DMN2004K-7	R_DS(ON) = 3.5 Ω (max) @ 4.5 V; larger SOT-23 package; higher C_iss = 12 pF	Better R_DS(ON) only above 4.5 V; less suitable for 2.5 V logic drive	Prefer when system uses 5 V GPIO and board area is not constrained
AO3400	R_DS(ON) = 2.7 Ω (max) @ 4.5 V; SOT-23-3; higher I_D = 5.7 A but oversized for 100 mA use	Over-specified current rating increases cost and layout complexity unnecessarily	Select only if future design scaling to >500 mA loads is confirmed

Compared with DMN2004K-7 and AO3400, the SSM3K15CT(TPL3) offers optimal trade-off of ultra-compact size, guaranteed 2.5 V operability, and precision R_DS(ON) matching for sub-100 mA analog/digital switching-making it preferred for miniaturized, low-voltage portable electronics where thermal and capacitive constraints dominate.

Availability

SSM3K15CT(TPL3) is available at Aetrix Electronics and suitable for USB port protection, portable sensor multiplexing, LED current control, and logic-level power gating requiring stable component supply and long-term production continuity.

Supply support for SSM3K15CT(TPL3) includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Toshiba Electronic Devices & Storage Corporation designs and manufactures discrete semiconductors, power devices, and logic ICs with emphasis on reliability, miniaturization, and energy efficiency for consumer, industrial, and automotive markets.

The SSM3K15CT(TPL3) belongs to Toshiba's SSM series of ultra-small-signal MOSFETs, engineered specifically for high-density analog and digital switching in portable and battery-operated equipment where footprint, low-voltage drive, and predictable R_DS(ON) are primary design drivers.

FAQ

What is the maximum continuous drain current rating for SSM3K15CT(TPL3)?

The SSM3K15CT(TPL3) has a DC drain current rating of 100 mA at T_a = 25°C on an FR4 board with 100 mm² Cu pad. This rating decreases with rising ambient temperature or reduced copper area; at 85°C, derated I_D drops to approximately 60 mA. The SSM3K15CT(TPL3) is not intended for pulsed or avalanche-rated operation beyond its specified 200 mA pulse limit.

Does SSM3K15CT(TPL3) support 2.5 V logic-level gate drive?

Yes, the SSM3K15CT(TPL3) is fully characterized for 2.5 V operation: R_DS(ON) is guaranteed ≤7.0 Ω (max) at V_GS = 2.5 V and I_D = 10 mA. Its V_th range of 0.8–1.5 V ensures robust turn-on margin with 2.5 V GPIO, making the SSM3K15CT(TPL3) suitable for direct interface with modern low-voltage MCUs without external level shifters.

What is the thermal resistance θ_JA of SSM3K15CT(TPL3) in its CST3 package?

The SSM3K15CT(TPL3) datasheet specifies a PD = 100 mW rating on a 10 mm × 10 mm × 1.0 mm FR4 board with 100 mm² Cu pad. From this, θ_JA is calculated as ≈125°C/W. No separate θ_JC is published due to the CST3's bottom-terminal construction; effective thermal performance depends critically on PCB copper area and via placement beneath the exposed drain pad.

Is SSM3K15CT(TPL3) RoHS compliant and halogen-free?

Yes, the SSM3K15CT(TPL3) meets RoHS Directive 2011/65/EU requirements and is halogen-free per JESD209-4. Compliance documentation, including material declarations and test reports, is available through Toshiba's official product page and authorized distribution channels. Aetrix Electronics supplies only RoHS-compliant, traceable-lot SSM3K15CT(TPL3) units.

Can SSM3K15CT(TPL3) be used in linear (analog) mode for variable resistance applications?

The SSM3K15CT(TPL3) is characterized and qualified for switching operation-not linear mode. While its R_DS(ON) is specified, Toshiba does not guarantee linearity, thermal stability, or SOA compliance in the triode region. For analog variable-resistance use, dedicated analog switches (e.g., TS5A23157) or JFETs with guaranteed linear specs are recommended instead of the SSM3K15CT(TPL3).

SSM3K15CT(TPL3) Specifications

Product attributes: Attribute value

Manufacturer:: Toshiba Semiconductor and Storage

Series:: π-MOSVI

Package/Case:: SC-101, SOT-883

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

FET Type:: N-Channel

Technology:: MOSFET (Metal Oxide)

Drain to Source Voltage (Vdss):: 30 V

Current - Continuous Drain (Id) @ 25°C:: 100mA (Ta)

Drive Voltage (Max Rds On, Min Rds On):: 2.5V, 4V

Rds On (Max) @ Id, Vgs:: 4Ohm @ 10mA, 4V

Vgs(th) (Max) @ Id:: 1.5V @ 100µA

Gate Charge (Qg) (Max) @ Vgs:: -

Vgs (Max):: ±20V

Input Capacitance (Ciss) (Max) @ Vds:: 7.8 pF @ 3 V

FET Feature:: -

Power Dissipation (Max):: 100mW (Ta)

Operating Temperature:: 150°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: CST3

SSM3K15CT(TPL3) FAQ

1.How can I place an order for SSM3K15CT(TPL3) through Aetrix?

Please submit a Request for Quotation (RFQ) for SSM3K15CT(TPL3) on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for SSM3K15CT(TPL3) reliable?

The price and inventory of SSM3K15CT(TPL3) are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SSM3K15CT(TPL3) is usually 5 days.

3.What payment methods are accepted for SSM3K15CT(TPL3)?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SSM3K15CT(TPL3) transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for SSM3K15CT(TPL3)?

SSM3K15CT(TPL3) orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your SSM3K15CT(TPL3) order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for SSM3K15CT(TPL3)?

For technical support, including SSM3K15CT(TPL3) datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SSM3K15CT(TPL3) requirements.

6.How does Aetrix verify that SSM3K15CT(TPL3) is sourced from the original manufacturer or authorized distributors?

All SSM3K15CT(TPL3) products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SSM3K15CT(TPL3) meets industry standards.

7.What is the process for return or replacement of SSM3K15CT(TPL3)?

All SSM3K15CT(TPL3) units undergo pre-shipment inspection (PSI). If there is an issue with SSM3K15CT(TPL3), returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The SSM3K15CT(TPL3) part is unused and in its original packaging.

Return procedure for SSM3K15CT(TPL3):

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…