STMicroelectronics STB17N80K5
- Part No.:
- STB17N80K5
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- TO-263-3, D2PAK (2 Leads + Tab), TO-263AB
- Datasheet:
-
STB17N80K5.pdf
- Description:
- MOSFET N-CHANNEL 800V 14A D2PAK
- Quantity:
- Payment:

- Shipping:

Inventory:948
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STB17N80K5 from STMicroelectronics is a high-voltage N-channel Power MOSFET using MDmesh K5 vertical structure technology, delivering 800 V V(BR)DSS, 290 mΩ typ. RDS(on) at VGS = 10 V, and 14 A continuous drain current at TC = 25 °C. It features ultra-low gate charge (26 nC), Zener-protected gate, and 100% avalanche tested for robustness in high-efficiency SMPS and industrial motor drives.
For engineers reviewing the STB17N80K5 datasheet, STB17N80K5 pinout, STB17N80K5 application, or STB17N80K5 equivalent, key selection criteria include its 800 V breakdown rating, 290 mΩ on-resistance, 26 nC total gate charge, 4.5 V/ns diode recovery dv/dt capability, and D²PAK thermal resistance of 0.74 °C/W - all critical for high-density flyback, PFC, and resonant converter designs.
Technical Context
This MOSFET employs ST's MDmesh K5 proprietary vertical silicon architecture to minimize conduction and switching losses simultaneously. Its low RDS(on) × area and FoM (Figure of Merit) enable superior power density in space-constrained 800 V systems.
The device integrates a fast, soft-recovery body diode with 439 ns trr at 25 °C and 626 ns at 150 °C, plus 340 mJ single-pulse avalanche energy at TJ = 25 °C - enabling reliable unclamped inductive switching without external snubbers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V(BR)DSS | 800 V - Withstands DC bus voltages up to 640 V in real-world 800 V-rated topologies with margin. |
| RDS(on) max | 340 mΩ - Ensures <1.5 W conduction loss at 7 A, supporting high-efficiency operation in continuous conduction mode. |
| Qg | 26 nC - Enables fast switching with low drive power, reducing gate driver losses in >100 kHz SMPS designs. |
| EAS | 340 mJ - Guarantees ruggedness against transient overloads in motor control and UPS applications without derating. |
| RthJC | 0.74 °C/W - Allows 170 W dissipation at TC = 25 °C, supporting high-power density PCB layouts with minimal heatsink mass. |
| dv/dt ruggedness | 50 V/ns - Prevents spurious turn-on during high-speed voltage transients in bridge-leg configurations. |
| VSD | 1.6 V - Low forward drop improves efficiency in synchronous rectification and bidirectional switch roles. |
Pinout & Package
D²PAK (TO-263) package with exposed drain tab for thermal and electrical connection; thermally optimized for surface-mount mounting on 2-oz copper PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Tab (Drain) | Main power drain terminal | Electrically and thermally connected to internal die drain; requires soldered thermal pad for RthJC = 0.74 °C/W performance. |
| Pin 1 (Gate) | Control input | Low-impedance gate node requiring <5 Ω intrinsic resistance; sensitive to ESD and overvoltage beyond ±30 V. |
| Pin 2 (Source) | Reference return path | Common source node for gate drive reference and current sensing; must be low-inductance for stable switching. |
| Pin 3 (Source) | Secondary source connection | Redundant source pin to reduce bond wire inductance and improve current sharing in high-di/dt operation. |
Key Features
| Feature | Design Value |
|---|---|
| MDmesh K5 vertical structure | Reduces RDS(on) × area by 35% vs prior K3 generation, enabling smaller footprint for same 800 V power handling. |
| Zener-protected gate | Integrated 30 V gate oxide protection eliminates need for external gate clamp diodes in cost-sensitive designs. |
| 100% avalanche tested | Every unit validated for 4.7 A repetitive avalanche current and 340 mJ single-pulse energy per JEDEC JESD24-11. |
| Ultra-low Qgd/Qgs ratio | 15.2 nC / 7.2 nC = 2.1 - Minimizes Miller effect, improving hard-switching stability in LLC and phase-shifted full-bridge converters. |
| Soft-recovery body diode | Qrr = 6.37 µC at 25 °C with low IRRM = 29 A - Reduces EMI and diode recovery losses in boost PFC stages. |
Applications
| Industrial Motor Drives | Server PSU Primary Switch |
|---|---|
Use Scenario: High-voltage inverter stage in 3-phase 400–690 V AC drives operating at 8–16 kHz PWM frequency. IC Role / Device Role / Timing Role: Main switching device in IGBT replacement topology, handling 14 A RMS output current with 800 V blocking. Use Value: 290 mΩ RDS(on) reduces conduction loss by 22% vs legacy 800 V MOSFETs, lowering heatsink requirements by 30%. |
Use Scenario: Primary-side switch in 3.3 kW server front-end LLC resonant converter with 400 V DC bus. IC Role / Device Role / Timing Role: High-efficiency hard-switched or resonant switch with 26 nC Qg enabling <100 ns turn-off delay. Use Value: 50 V/ns dv/dt ruggedness prevents false triggering during zero-voltage switching transitions, improving reliability. |
| Telecom Rectifier Modules | EV Onboard Charger PFC |
Use Scenario: Active clamp forward or asymmetrical half-bridge in 48 V telecom rectifiers with 380 V DC input. IC Role / Device Role / Timing Role: High-side switch managing 14 A peak current with ZVS capability and low Qrr. Use Value: 439 ns trr and 6.37 µC Qrr cut diode recovery loss by 40% vs standard superjunction MOSFETs, raising efficiency to >96.5%. |
Use Scenario: Boost PFC switch in 6.6 kW OBC operating at 100 kHz with universal AC input (90–264 VAC). IC Role / Device Role / Timing Role: Critical conduction mode (CRM) or transition-mode (TM) switch handling 14 A peak current at 800 V stress. Use Value: 340 mJ EAS supports surge immunity during line dips and overvoltage events without derating, meeting ISO 16750-2. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage power switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STW17N80K5 | Same die, TO-247 package; RthJC = 0.45 °C/W but larger footprint and through-hole mounting. | Better thermal performance in forced-air cooled industrial inverters; unsuitable for high-density SMT-only PCBs. | Select when junction temperature margin is critical and board space allows through-hole assembly. |
| IPP60R190C7 | 650 V rating, 190 mΩ RDS(on), higher Qg (42 nC); no integrated Zener protection. | Limited to 400 V DC bus applications; requires external gate clamping and derating above 125 °C. | Choose only for cost-sensitive 650 V designs where 800 V margin is unnecessary and thermal design permits higher Qg loss. |
Compared with STW17N80K5, STB17N80K5 trades 0.29 °C/W higher thermal resistance for 40% smaller PCB area and automated assembly compatibility; versus IPP60R190C7, it provides 150 V higher blocking voltage and integrated gate protection at the cost of 16 nC higher gate charge.
Availability
STB17N80K5 is available at Aetrix Electronics and suitable for industrial motor drives, telecom rectifier modules, and EV onboard charger PFC stages requiring stable component supply across multi-year production cycles.
Supply support for STB17N80K5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for industrial, automotive, and consumer markets.
This device belongs to ST's MDmesh K5 high-voltage superjunction MOSFET product line, engineered specifically for 700–900 V SMPS, PFC, and motor control applications demanding best-in-class RDS(on) × Qg FoM and avalanche ruggedness.
FAQ
What is the maximum recommended gate drive voltage for STB17N80K5?
The absolute maximum gate-source voltage is ±30 V per datasheet Table 1. For reliable long-term operation, ST recommends limiting VGS to +10 V to +15 V during switching and avoiding sustained exposure above +20 V to prevent accelerated gate oxide degradation. The device's Zener protection activates at ~30 V but is not intended for repeated clamping.
Can STB17N80K5 replace STW17N80K5 in an existing TO-247 design?
No direct drop-in replacement is possible due to different packages: STB17N80K5 uses D²PAK (surface-mount), while STW17N80K5 uses TO-247 (through-hole). PCB layout, thermal pad design, and mechanical mounting must be redesigned. Electrical parameters are identical, but thermal resistance increases from 0.45 °C/W to 0.74 °C/W, requiring revised thermal validation.
Is the body diode suitable for synchronous rectification in LLC converters?
Yes - the body diode exhibits soft reverse recovery (Qrr = 6.37 µC, trr = 439 ns at 25 °C) and low forward voltage (VSD = 1.6 V at 14 A), making it viable for low-frequency synchronous rectification. However, for >200 kHz operation, an external Schottky diode or dedicated SR controller is preferred to minimize recovery-related losses.
Does STB17N80K5 require a gate resistor for safe operation?
Yes - a gate resistor (typically 4.7–22 Ω) is required to control dV/dt and di/dt during switching, suppress ringing, and limit peak gate current. The datasheet Figure 13 test circuit specifies RG = 4.7 Ω for timing measurements; lower values increase switching speed but risk overshoot and EMI, while higher values raise switching losses.
STB17N80K5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- MDmesh™ K5
- Package/Case:
- TO-263-3, D2PAK (2 Leads + Tab), TO-263AB
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 800 V
- Current - Continuous Drain (Id) @ 25°C:
- 14A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 340mOhm @ 7A, 10V
- Vgs(th) (Max) @ Id:
- 5V @ 250µA
- Gate Charge (Qg) (Max) @ Vgs:
- 26 nC @ 10 V
- Vgs (Max):
- ±30V
- Input Capacitance (Ciss) (Max) @ Vds:
- 866 pF @ 100 V
- FET Feature:
- -
- Power Dissipation (Max):
- 170W (Tc)
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TO-263 (D2PAK)
STB17N80K5 FAQ
1.How can I place an order for STB17N80K5 through Aetrix?
Please submit a Request for Quotation (RFQ) for STB17N80K5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STB17N80K5 reliable?
The price and inventory of STB17N80K5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STB17N80K5 is usually 5 days.
3.What payment methods are accepted for STB17N80K5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STB17N80K5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STB17N80K5?
STB17N80K5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STB17N80K5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STB17N80K5?
For technical support, including STB17N80K5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STB17N80K5 requirements.
6.How does Aetrix verify that STB17N80K5 is sourced from the original manufacturer or authorized distributors?
All STB17N80K5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STB17N80K5 meets industry standards.
7.What is the process for return or replacement of STB17N80K5?
All STB17N80K5 units undergo pre-shipment inspection (PSI). If there is an issue with STB17N80K5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STB17N80K5 part is unused and in its original packaging.
Return procedure for STB17N80K5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STB17N80K5 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

