STMicroelectronics STB19NM65N
- Part No.:
- STB19NM65N
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- TO-263-3, D2PAK (2 Leads + Tab), TO-263AB
- Datasheet:
-
STB19NM65N.pdf
- Description:
- MOSFET N-CH 650V 15.5A D2PAK
- Quantity:
- Payment:

- Shipping:

Inventory:776
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STB19NM65N from STMicroelectronics is an N-channel 650 V, 0.25 Ω RDS(on), 15.5 A power MOSFET in D²PAK (TO-263) package, implementing second-generation MDmesh™ technology for high-efficiency switching converters. It delivers low gate charge (55 nC), low input capacitance (1900 pF), and 100% avalanche-tested ruggedness, enabling use in industrial AC-DC SMPS and PFC stages.
For engineers reviewing the STB19NM65N datasheet, STB19NM65N pinout, STB19NM65N application, or STB19NM65N equivalent, key selection criteria include its 710 V VDSS rating, 150 W total dissipation at TC = 25 °C, 30 V/ns dv/dt capability under inductive turn-off, and SOA compliance up to 62 A pulsed drain current.
Technical Context
This device uses ST's proprietary vertical MDmesh™ structure combined with strip layout to minimize conduction and switching losses simultaneously. Its 0.25 Ω RDS(on) at VGS = 10 V and 7.75 A enables high-current operation with low thermal stress, while its 55 nC total gate charge supports efficient high-frequency PWM control in hard-switched topologies.
The integrated body diode exhibits 460 ns reverse recovery time (Tj = 25 °C) and 6 µC Qrr, making it suitable for synchronous rectification and freewheeling in continuous conduction mode (CCM) boost and LLC resonant converters where diode recovery behavior critically impacts EMI and efficiency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDSS | 650 V - rated blocking voltage; guaranteed minimum 710 V at Tjmax, supporting 400 VAC input designs with margin |
| RDS(on) max | 0.27 Ω - measured at VGS = 10 V, ID = 7.75 A; ensures <1.1 W conduction loss at 15.5 A |
| ID cont @ TC = 25 °C | 15.5 A - continuous drain current limited by package thermal resistance (Rthj-case = 3.6 °C/W) |
| Qg | 55 nC - total gate charge determines driver strength requirement and switching energy loss |
| Ciss | 1900 pF - input capacitance defines Miller effect and gate drive loop stability requirements |
| EAS | 400 mJ - single-pulse avalanche energy rating confirms robustness during unclamped inductive switching events |
| Tj max | 150 °C - maximum junction temperature enables operation in high-ambient industrial environments |
Pinout & Package
STB19NM65N is housed in a surface-mount D²PAK (TO-263) package with three terminals: Drain (pins 1 & 2), Source (pin 3), and Gate (pin 3 via isolated pad). The package features exposed drain tab for direct PCB thermal coupling and complies with ECOPACK® lead-free interconnect standards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Drain (Pins 1 & 2) | Main current path collector | Electrically connected to large copper tab; must be soldered to thermal pad for Rthj-pcb = 30 °C/W performance |
| Source (Pin 3) | Reference node for gate drive and current sensing | Low-inductance connection critical for stable switching; ties to power ground plane |
| Gate (Isolated pad near Pin 3) | Control terminal for channel modulation | Requires low-impedance gate driver path; sensitive to noise due to 15 S transconductance |
Key Features
| Feature | Design Value |
|---|---|
| Second-generation MDmesh™ structure | Enables simultaneous low RDS(on) and low Ciss, reducing both conduction and switching losses in 65–100 kHz SMPS |
| 100% avalanche tested | Guarantees reliability under transient overvoltage conditions without external snubbers in flyback or forward converters |
| Low gate input resistance | Reduces gate driver power consumption and improves noise immunity in high-noise industrial power systems |
| ECOPACK® compliant packaging | Lead-free second-level interconnect meets RoHS and JEDEC JESD97 environmental requirements |
| Optimized body diode recovery | 460 ns trr and soft recovery profile reduce EMI generation and voltage overshoot during commutation |
Applications
| Industrial AC-DC Power Supplies | Server & Telecom Rectifiers |
|---|---|
Use Scenario: Primary-side switch in 500–1000 W offline flyback or LLC resonant converters. IC Role / Device Role / Timing Role: High-voltage power switch controlling energy transfer from universal AC input to isolated DC output. Use Value: 0.25 Ω RDS(on) and 55 nC Qg enable >92% efficiency at full load while maintaining thermal margin on 2-layer PCBs. | Use Scenario: Active clamp forward or phase-shifted full-bridge primary switch in 1–3 kW telecom rectifier modules. IC Role / Device Role / Timing Role: Main switching element handling 400 VDC bus with fast turn-off to minimize dead-time losses. Use Value: 30 V/ns dv/dt rating and 62 A pulsed current support ensure reliable operation under high di/dt and voltage stress. |
| PFC Boost Controllers | Solar Microinverters |
Use Scenario: Switching element in continuous conduction mode (CCM) boost PFC stage for industrial motor drives. IC Role / Device Role / Timing Role: High-duty-cycle, high-current switch operating at 65–100 kHz with bidirectional body diode conduction. Use Value: Soft-recovery body diode (trr = 460 ns, Qrr = 6 µC) minimizes reverse recovery loss and EMI in high-power PFC. | Use Scenario: DC-AC H-bridge switch in single-phase microinverter converting PV panel output to grid-synchronized AC. IC Role / Device Role / Timing Role: High-reliability 650 V switch managing bidirectional power flow and fault current interruption. Use Value: 400 mJ EAS rating provides inherent protection against inductive kickback during islanding detection faults. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STW19NM65N | Same die, TO-247 package; Rthj-case = 0.83 °C/W vs. 3.6 °C/W for STB19NM65N | Better thermal performance in forced-air-cooled industrial inverters; larger footprint | Select when board space allows and thermal budget demands <1.5 W junction rise at 15.5 A |
| IPP65R280C7 | Infineon CoolMOS™ C7; 0.28 Ω RDS(on), 45 nC Qg, 650 V rating | Lower gate charge reduces driver loss but higher RDS(on) increases conduction loss above 10 A | Prefer for >150 kHz operation where switching loss dominates; verify SOA fit for 62 A pulsed loads |
Compared with STW19NM65N and IPP65R280C7, STB19NM65N offers optimal balance of thermal interface simplicity (D²PAK solderable thermal pad), avalanche ruggedness, and cost for medium-power industrial SMPS where PCB area is constrained but airflow is limited.
Availability
STB19NM65N is available at Aetrix Electronics and suitable for industrial AC-DC power supplies, telecom rectifiers, and solar microinverters requiring stable component supply and long-term manufacturability.
Supply support for STB19NM65N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs and discrete power devices for industrial, automotive, and consumer markets.
The MDmesh™ power MOSFET product line targets high-efficiency, high-voltage switching applications-including server PSUs, industrial motor drives, and renewable energy inverters-by optimizing the trade-off between RDS(on), gate charge, and ruggedness.
FAQ
What is the maximum safe operating area (SOA) for STB19NM65N at 100 °C case temperature?
At TC = 100 °C, the continuous drain current is derated to 10 A per absolute maximum ratings table. The SOA curve (Figure 2) confirms safe operation up to 15.5 A at VDS ≤ 100 V, or 62 A pulsed (IDM) at VDS ≤ 40 V, provided pulse width remains within thermal limits defined by Rthj-case = 3.6 °C/W and Tj ≤ 150 °C.
Does STB19NM65N require a gate resistor for EMI suppression, and what value is recommended?
Yes-a gate resistor is required to dampen ringing caused by gate loop inductance interacting with Ciss and Crss. For standard 4.7 Ω gate drive (per switching time test condition), a 10–22 Ω series resistor is recommended to limit peak gate current to <2 A while maintaining tf < 30 ns and minimizing dv/dt-induced shoot-through risk in half-bridge configurations.
Can STB19NM65N be used in parallel configurations, and what layout considerations apply?
Yes, but only with matched devices and symmetrical PCB layout. Key requirements include identical gate trace lengths (<2 mm difference), Kelvin-source routing to eliminate common-source inductance, and thermally balanced mounting to avoid current imbalance from RDS(on) drift. Derate total current by 15% versus sum of individual ratings to account for thermal coupling.
Is the body diode of STB19NM65N suitable for synchronous rectification in LLC resonant converters?
No-the body diode has relatively high VSD (1.3 V) and moderate Qrr (6 µC), making it inefficient for synchronous rectification. It is optimized for freewheeling and clamping roles. For synchronous rectification, a dedicated low-VF, low-Qrr Schottky or GaN FET should be used instead, while STB19NM65N remains in the primary-side switching position.
STB19NM65N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- MDmesh™ II
- Package/Case:
- TO-263-3, D2PAK (2 Leads + Tab), TO-263AB
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 650 V
- Current - Continuous Drain (Id) @ 25°C:
- 15.5A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 270mOhm @ 7.75A, 10V
- Vgs(th) (Max) @ Id:
- 4V @ 250µA
- Gate Charge (Qg) (Max) @ Vgs:
- 55 nC @ 10 V
- Vgs (Max):
- ±25V
- Input Capacitance (Ciss) (Max) @ Vds:
- 1900 pF @ 50 V
- FET Feature:
- -
- Power Dissipation (Max):
- 150W (Tc)
- Operating Temperature:
- 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- D2PAK
STB19NM65N FAQ
1.How can I place an order for STB19NM65N through Aetrix?
Please submit a Request for Quotation (RFQ) for STB19NM65N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STB19NM65N reliable?
The price and inventory of STB19NM65N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STB19NM65N is usually 5 days.
3.What payment methods are accepted for STB19NM65N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STB19NM65N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STB19NM65N?
STB19NM65N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STB19NM65N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STB19NM65N?
For technical support, including STB19NM65N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STB19NM65N requirements.
6.How does Aetrix verify that STB19NM65N is sourced from the original manufacturer or authorized distributors?
All STB19NM65N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STB19NM65N meets industry standards.
7.What is the process for return or replacement of STB19NM65N?
All STB19NM65N units undergo pre-shipment inspection (PSI). If there is an issue with STB19NM65N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STB19NM65N part is unused and in its original packaging.
Return procedure for STB19NM65N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STB19NM65N Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

