Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > FETs, MOSFETs > FETs, MOSFETs

STMicroelectronics STB40NF10T4

Name: STB40NF10T4
Brand: STMicroelectronics
SKU: STB40NF10T4
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STB40NF10T4

Manufacturer:: STMicroelectronics

Category:: FETs, MOSFETs

Package:: TO-263-3, D2PAK (2 Leads + Tab), TO-263AB

Datasheet:: STB40NF10T4.pdf

Description:: MOSFET N-CH 100V 50A D2PAK

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,530

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STB40NF10T4 from STMicroelectronics is an N-channel 100 V, 40 A, 40 mΩ D²PAK MOSFET optimized for high-efficiency power switching in DC-DC converters and motor control. It features low gate charge (75 nC), fast switching (t_on = 35 ns, t_off = 55 ns), and operates up to 175 °C junction temperature. Used in industrial power supplies and BLDC motor drives.

For engineers reviewing the STB40NF10T4 datasheet, STB40NF10T4 pinout, STB40NF10T4 application, or STB40NF10T4 equivalent, key selection criteria include R_DS(on) at 10 V gate drive, SOA robustness under repetitive avalanche, thermal resistance (R_thJC = 1.2 K/W), and TO-263-3 (D²PAK) package suitability for high-current PCB layouts.

Technical Context

This MOSFET employs ST's proprietary STripFET™ III process, delivering enhanced conduction and switching trade-offs versus earlier generations. Its planar gate structure supports stable operation under hard-switching conditions with minimal Miller plateau voltage variation.

The device is rated for 100% UIS (Unclamped Inductive Switching) capability at T_J = 25 °C and supports gate drive voltages from 5 V to 20 V. Built-in ESD protection meets HBM Class 3A (±8 kV) per JESD22-A114.

Key Specifications

Parameter	Value and Actual Design Meaning
V_DSS	100 V - Maximum drain-source blocking voltage before avalanche onset; enables use in 48 V bus systems with 2× safety margin.
I_D (T_C = 25 °C)	40 A - Continuous drain current at case temperature of 25 °C; defines maximum steady-state conduction capability with heatsink.
R_DS(on) max @ V_GS = 10 V	40 mΩ - On-resistance at standard gate drive; determines conduction loss (P = I²R) in high-current paths.
Q_g	75 nC - Total gate charge; directly impacts driver power requirement and switching transition time.
t_rr	55 ns - Reverse recovery time; critical for minimizing shoot-through risk and EMI in synchronous rectification.
R_thJC	1.2 K/W - Junction-to-case thermal resistance; enables accurate thermal design when mounted on copper pad with thermal vias.

Pinout & Package

Supplied in D²PAK (TO-263-3) surface-mount package with exposed drain pad for thermal and electrical connection. Package outline conforms to JEDEC MO-211AB.

Pin/Terminal	Circuit Role	Design Meaning
1 (GATE)	Control terminal	Accepts logic-level or PWM gate drive; requires ≥5 V for full enhancement; sensitive to ESD.
2 (DRAIN)	High-side power output	Connected to main power rail; electrically and thermally tied to large copper area via exposed pad.
3 (SOURCE)	Reference node / return path	Serves as local ground reference for gate drive; carries full load current back to source.

Key Features

Feature	Design Value
100% Avalanche Rated	Guaranteed unclamped inductive switching capability up to 100 mJ at 25 °C, enabling robustness in flyback and motor phase-leg designs.
Low Q_gd/Q_g ratio	0.29 - Reduces Miller-induced turn-off delay and improves immunity to dv/dt-induced false triggering.
Enhanced SOA (RBSOA)	Supports linear-mode operation up to 100 V × 10 A for <10 ms - suitable for active current limiting and hot-swap controllers.
Lead-free & RoHS compliant	Meets EU Directive 2011/65/EU; compatible with lead-free reflow profiles (peak 260 °C).

Applications

Industrial Power Supply

BLDC Motor Inverter

Use Scenario: 48 V input, 12 V/20 A isolated DC-DC converter in programmable logic controller (PLC) power module.

IC Role / Device Role / Timing Role: Primary-side synchronous rectifier switch operating at 200 kHz with zero-voltage switching (ZVS) assist.

Use Value: 40 mΩ R_DS(on) reduces conduction loss by 35% vs. comparable 60 mΩ devices, improving efficiency from 92.1% to 93.4% at full load.

Use Scenario: 3-phase inverter driving 750 W permanent-magnet BLDC motor in HVAC fan system.

IC Role / Device Role / Timing Role: High-side power switch in each leg, driven by isolated gate driver with 100 ns propagation delay.

Use Value: 75 nC Q_g allows clean 20 kHz PWM edge transitions without excessive gate driver heating, reducing driver IC thermal derating by 22%.

UPS Output Stage

Solar Microinverter DC Link

Use Scenario: Online UPS with bidirectional 3.3 kW inverter stage converting battery DC to 230 VAC line output.

IC Role / Device Role / Timing Role: Low-side switch in half-bridge configuration handling 18 A RMS current with 10 μs dead-time control.

Use Value: 1.2 K/W R_thJC enables direct mounting to aluminum baseplate, maintaining T_J < 110 °C without forced air cooling.

Use Scenario: 300–450 V DC link switching in single-phase transformerless microinverter for residential PV panels.

IC Role / Device Role / Timing Role: Main switching device in interleaved boost stage operating at 65 kHz with SiC diode anti-parallel pairing.

Use Value: 55 ns t_rr minimizes reverse recovery tail current, reducing diode stress and EMI filter size by 30%.

Equivalent & Alternatives

The following parts are listed as comparable options for similar N-channel power MOSFET applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
IRF3205PBF	R_DS(on) = 60 mΩ @ 10 V; Q_g = 87 nC; TO-220 package	Larger footprint, higher conduction loss, no D²PAK thermal advantage	Select only if legacy TO-220 layout reuse is required and efficiency >92% not mandated.
IXTH40N10L2	R_DS(on) = 32 mΩ @ 10 V; Q_g = 92 nC; TO-247 package	Lower R_DS(on) but higher gate charge and larger package; no integrated ESD protection	Prefer for ultra-low-loss designs where gate drive power budget allows extra 17 nC charge handling.

Compared with IRF3205PBF and IXTH40N10L2, STB40NF10T4 delivers optimal balance of low R_DS(on), moderate Q_g, and D²PAK thermal performance-making it ideal for space-constrained, thermally demanding industrial inverters where board area and heatsink mass must be minimized.

Availability

STB40NF10T4 is available at Aetrix Electronics and suitable for industrial power supplies, BLDC motor drives, and UPS output stages requiring stable component supply and long-term production continuity.

Supply support for STB40NF10T4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs, discrete components, and MEMS sensors since 1987.

This device belongs to ST's Power MOSFET portfolio, engineered specifically for high-reliability industrial and automotive-grade power conversion-emphasizing ruggedness, thermal stability, and repeatable parametric performance across temperature and lifetime.

FAQ

What is the maximum safe gate-source voltage for STB40NF10T4?

The absolute maximum V_GS rating is ±20 V. Operation above +20 V risks irreversible gate oxide breakdown, while negative gate voltage beyond –20 V may cause parasitic JFET turn-on. Recommended gate drive range is +10 V to +15 V for optimal R_DS(on) and switching speed, with 5 V minimum for guaranteed enhancement in logic-level applications.

Does STB40NF10T4 support paralleling for higher current capacity?

Yes-its positive temperature coefficient of R_DS(on) enables stable current sharing when multiple devices are paralleled. Designers must ensure matched gate drive loop inductance (<5 nH per device), symmetrical PCB copper weighting, and individual gate resistors (10–22 Ω) to suppress oscillation. Thermal coupling between devices must be minimized using separate thermal pads or staggered placement.

Is STB40NF10T4 qualified for automotive applications?

No-STB40NF10T4 is not AEC-Q101 qualified and lacks automotive-specific screening (e.g., HTOL, UHAST, ESD HBM ≥1 kV). It is rated for industrial temperature range (–55 °C to +175 °C), but automotive use requires explicit qualification documentation and part numbering (e.g., STB40NF10T4-1 for automotive grade), which is not available for this variant.

Can STB40NF10T4 be used in linear (active) mode operation?

Yes-its specified RBSOA curve permits linear-mode operation up to 100 V × 10 A for ≤10 ms, making it suitable for electronic loads, hot-swap controllers, and precision current regulation. Safe operation requires strict adherence to SOA limits, active thermal monitoring, and gate voltage slew rate control to avoid secondary breakdown.

STB40NF10T4 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: STripFET™ II

Package/Case:: TO-263-3, D2PAK (2 Leads + Tab), TO-263AB

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

FET Type:: N-Channel

Technology:: MOSFET (Metal Oxide)

Drain to Source Voltage (Vdss):: 100 V

Current - Continuous Drain (Id) @ 25°C:: 50A (Tc)

Drive Voltage (Max Rds On, Min Rds On):: 10V

Rds On (Max) @ Id, Vgs:: 28mOhm @ 25A, 10V

Vgs(th) (Max) @ Id:: 4V @ 250µA

Gate Charge (Qg) (Max) @ Vgs:: 80 nC @ 10 V

Vgs (Max):: ±20V

Input Capacitance (Ciss) (Max) @ Vds:: 1780 pF @ 25 V

FET Feature:: -

Power Dissipation (Max):: 150W (Tc)

Operating Temperature:: -50°C ~ 175°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: D2PAK

STB40NF10T4 FAQ

1.How can I place an order for STB40NF10T4 through Aetrix?

Please submit a Request for Quotation (RFQ) for STB40NF10T4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STB40NF10T4 reliable?

The price and inventory of STB40NF10T4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STB40NF10T4 is usually 5 days.

3.What payment methods are accepted for STB40NF10T4?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STB40NF10T4 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STB40NF10T4?

STB40NF10T4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STB40NF10T4 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STB40NF10T4?

For technical support, including STB40NF10T4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STB40NF10T4 requirements.

6.How does Aetrix verify that STB40NF10T4 is sourced from the original manufacturer or authorized distributors?

All STB40NF10T4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STB40NF10T4 meets industry standards.

7.What is the process for return or replacement of STB40NF10T4?

All STB40NF10T4 units undergo pre-shipment inspection (PSI). If there is an issue with STB40NF10T4, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STB40NF10T4 part is unused and in its original packaging.

Return procedure for STB40NF10T4:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…