STMicroelectronics STD100NH03LT4
- Part No.:
- STD100NH03LT4
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Datasheet:
-
STD100NH03LT4.pdf
- Description:
- MOSFET N-CH 30V 60A DPAK
- Quantity:
- Payment:

- Shipping:

Inventory:6,052
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STD100NH03LT4 from STMicroelectronics is an N-channel 30V power MOSFET in DPAK package, featuring RDS(on) = 0.005 Ω (typ.) at VGS = 10 V and 30 A, 60 A continuous drain current, and optimized for high-efficiency DC-DC converters. It employs STripFET™ III technology to minimize conduction and switching losses in synchronous buck topologies.
For engineers reviewing the STD100NH03LT4 datasheet, STD100NH03LT4 pinout, STD100NH03LT4 application, or STD100NH03LT4 equivalent, this device is selected for low-voltage, high-current power stages where gate charge (Qg = 57 nC), output capacitance (Coss = 680 pF), and third-quadrant gate charge (Qgls = 55 nC) directly impact efficiency and cross-conduction risk.
Technical Context
This MOSFET is engineered as a low-side switch in synchronous buck converters, with a 1.0–2.5 V gate threshold (VGS(th)) enabling compatibility with 3.3 V and 5 V gate drivers. Its low RDS(on) and minimized Qgls reduce body-diode conduction loss and reverse recovery energy (Qrr = 64 µC).
The device exhibits RthJC = 1.5 °C/W and supports pulsed drain current up to 240 A, validated under unclamped inductive switching (UIS) with EAS = 700 mJ. Its DPAK thermal pad enables direct PCB copper pour attachment for enhanced heat dissipation in high-power density designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 30 V - Maximum blocking voltage compatible with 12 V/24 V input rails and 5 V logic-level drive |
| RDS(on) | 0.005 Ω (typ. @ VGS = 10 V, ID = 30 A) - Enables <1.8 W conduction loss at 60 A, critical for >95% converter efficiency |
| Qg | 57 nC - Determines gate driver power requirement and switching speed; impacts turn-on delay (td(on) = 16 ns) |
| Coss | 680 pF - Directly contributes to capacitive switching loss (PQoss = 2·f·Qoss·Vin) in hard-switched topologies |
| Qgls | 55 nC - Third-quadrant gate charge governing body-diode commutation loss during synchronous rectification |
| EAS | 700 mJ - Confirmed single-pulse avalanche capability ensures robustness against inductive transients in DC-DC operation |
| RthJC | 1.5 °C/W - Enables 66 W junction-to-case thermal path; supports 100 W total dissipation at TC = 25 °C |
Pinout & Package
DPAK (TO-252) package with exposed drain pad on bottom side for thermal and electrical connection; standard 3-pin configuration: Gate (G), Drain (D), Source (S).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (G) | Gate | Control terminal; requires 10 V drive for full enhancement; threshold range 1.0–2.5 V enables 3.3 V logic compatibility with margin |
| Pin 2 (D) | Drain | Main power output node; internally connected to exposed metal tab for low-inductance, high-current return path and thermal conduction |
| Pin 3 (S) | Source | Power ground reference; ties to low-side switch source node and gate driver return; defines VGS control loop reference |
Key Features
| Feature | Design Value |
|---|---|
| STripFET™ III process | Enables industry-leading RDS(on) × Qg figure-of-merit (FoM), reducing combined conduction + switching loss in 300 kHz–1 MHz buck converters |
| Low Qgls / Qrr ratio | 55 nC / 64 µC - Minimizes shoot-through risk and diode recovery loss when used as low-side switch in synchronous rectification |
| ECOPACK® compliance | Lead-free second-level interconnect per JEDEC JESD97; RoHS-compliant packaging with marked environmental category on inner box label |
| High UIS ruggedness | 700 mJ single-pulse avalanche energy - Ensures reliability under transient overvoltage conditions without external snubbers |
Applications
| Server VRMs | Industrial DC-DC Modules |
|---|---|
|
Use Scenario: 48 V to 12 V intermediate bus conversion in rack-mounted servers with multi-phase buck regulators. IC Role / Device Role / Timing Role: Low-side synchronous rectifier switch operating at 500 kHz with 60 A peak current per phase. Use Value: 0.005 Ω RDS(on) reduces conduction loss by ~35% vs. comparable 6 mΩ devices, directly improving system thermal budget and power density. |
Use Scenario: 24 V to 5 V point-of-load regulation in programmable logic controller (PLC) backplanes. IC Role / Device Role / Timing Role: High-current, low-voltage power stage switch in compact, fanless industrial modules. Use Value: RthJC = 1.5 °C/W allows direct mounting to 2 oz copper thermal pad, eliminating need for heatsinks in 25 W continuous applications. |
| Telecom Power Supplies | Automotive ADAS ECUs |
|
Use Scenario: 48 V telecom rectifier output stage delivering 60 A to baseband processing units. IC Role / Device Role / Timing Role: Primary low-side FET in interleaved 2-phase buck converter with tight thermal constraints. Use Value: Qgls = 55 nC enables fast body-diode turn-off, suppressing reverse recovery current (IRRM = 2.8 A) and reducing EMI generation. |
Use Scenario: 12 V to 3.3 V power rail for radar sensor SoCs in automotive ADAS domain controllers. IC Role / Device Role / Timing Role: Compact, high-reliability power switch in space-constrained ECU designs requiring -40°C to +125°C operation. Use Value: TJ max = 175 °C and guaranteed RDS(on) performance up to 100 °C case temperature support extended automotive thermal envelope. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel 30 V power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IRL3803PBF | RDS(on) = 0.0035 Ω (lower), Qg = 52 nC (lower), but Coss = 1200 pF (higher); no Qgls spec provided | Higher conduction efficiency but increased capacitive switching loss; unsuitable for high-frequency (>1 MHz) designs due to elevated Coss | Prefer for lower-frequency, ultra-low-RDS(on) priority applications where thermal headroom exists |
| DMN3025LSD-13 | RDS(on) = 0.0025 Ω (lower), Qg = 44 nC (lower), Qgls = 42 nC (lower); SO-8 package limits power handling | SO-8 footprint restricts continuous current to 40 A; lacks DPAK thermal mass for sustained 60 A operation | Prefer for space-constrained, medium-power designs (<40 A) where board area outweighs thermal performance |
Compared with IRL3803PBF and DMN3025LSD-13, STD100NH03LT4 delivers balanced FoM for 300–800 kHz buck converters, with verified Qgls and avalanche rating supporting robust synchronous rectification - making it optimal for thermally demanding, high-reliability industrial and telecom power stages.
Availability
STD100NH03LT4 is available at Aetrix Electronics and suitable for server VRMs, industrial DC-DC modules, and telecom power supplies requiring stable component supply across long-lifecycle production programs.
Supply support for STD100NH03LT4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs and discrete power devices for industrial, automotive, and consumer markets.
This device belongs to ST's STripFET™ III power MOSFET product line, developed specifically for high-efficiency, high-current DC-DC conversion in computing, telecom, and industrial power systems where low RDS(on) × Qg FoM is critical.
FAQ
Is STD100NH03LT4 suitable for 3.3 V gate drive?
Yes - its gate threshold voltage (VGS(th)) ranges from 1.0 V to 2.5 V, and it achieves RDS(on) ≤ 0.0105 Ω at VGS = 5 V and ID = 30 A. While full enhancement requires ≥10 V, it operates reliably in partial-enhancement mode with 3.3 V logic drivers in low-duty-cycle or low-current applications, though conduction loss increases significantly above 20 A.
What is the maximum continuous drain current at 100°C case temperature?
The datasheet specifies ID = 60 A (continuous) at both TC = 25°C and TC = 100°C. This rating is limited by wire bonding capacity, not thermal derating - confirmed in Table 1 footnote "1. Value limited by wire bonding." Derating applies only to total power dissipation (PTOT = 100 W at 25°C, derated by 0.66 W/°C above 25°C).
Does STD100NH03LT4 have integrated ESD protection on the gate?
No - the device does not include on-chip gate ESD protection. The absolute maximum VGS rating is ±20 V, and gate leakage (IGSS) is specified at ±100 nA at ±20 V. External gate resistors (typically 10–47 Ω) and Zener clamps are recommended to prevent electrostatic damage during handling and PCB assembly.
Can STD100NH03LT4 be used in avalanche mode repeatedly?
No - while rated for single-pulse avalanche energy (EAS = 700 mJ), the datasheet does not specify repetitive avalanche capability. The Safe Operating Area (SOA) curve (Figure 1) shows only DC and pulsed boundaries, with no repetitive UIS data. For designs subject to recurring inductive transients, external clamping or snubbing is required.
STD100NH03LT4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- STripFET™ III
- Package/Case:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 30 V
- Current - Continuous Drain (Id) @ 25°C:
- 60A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 5V, 10V
- Rds On (Max) @ Id, Vgs:
- 5.5mOhm @ 30A, 10V
- Vgs(th) (Max) @ Id:
- 2.5V @ 250µA
- Gate Charge (Qg) (Max) @ Vgs:
- 77 nC @ 10 V
- Vgs (Max):
- ±20V
- Input Capacitance (Ciss) (Max) @ Vds:
- 4100 pF @ 15 V
- FET Feature:
- -
- Power Dissipation (Max):
- 100W (Tc)
- Operating Temperature:
- -55°C ~ 175°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DPAK
STD100NH03LT4 FAQ
1.How can I place an order for STD100NH03LT4 through Aetrix?
Please submit a Request for Quotation (RFQ) for STD100NH03LT4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STD100NH03LT4 reliable?
The price and inventory of STD100NH03LT4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STD100NH03LT4 is usually 5 days.
3.What payment methods are accepted for STD100NH03LT4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STD100NH03LT4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STD100NH03LT4?
STD100NH03LT4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STD100NH03LT4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STD100NH03LT4?
For technical support, including STD100NH03LT4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STD100NH03LT4 requirements.
6.How does Aetrix verify that STD100NH03LT4 is sourced from the original manufacturer or authorized distributors?
All STD100NH03LT4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STD100NH03LT4 meets industry standards.
7.What is the process for return or replacement of STD100NH03LT4?
All STD100NH03LT4 units undergo pre-shipment inspection (PSI). If there is an issue with STD100NH03LT4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STD100NH03LT4 part is unused and in its original packaging.
Return procedure for STD100NH03LT4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STD100NH03LT4 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

;;2.jpg)