STMicroelectronics STD2LN60K3
- Part No.:
- STD2LN60K3
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Datasheet:
-
STD2LN60K3.pdf
- Description:
- MOSFET N CH 600V 2A DPAK
- Quantity:
- Payment:

- Shipping:

Inventory:1,221
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STD2LN60K3 from STMicroelectronics is an N-channel 600 V, 4 Ω typ. (at VGS = 10 V, ID = 1 A), 2 A SuperMESH3™ Power MOSFET in DPAK (TO-252) package, featuring 100% avalanche tested ruggedness, 12 V/ns dv/dt capability, and integrated gate-source Zener protection. It serves as a high-voltage switching device in offline SMPS, AC-DC adapters, and LED drivers where fast switching, low conduction loss, and robust ESD immunity are required.
For engineers reviewing the STD2LN60K3 datasheet, STD2LN60K3 pinout, STD2LN60K3 application, or STD2LN60K3 equivalent, key selection criteria include its 600 V VDS, 4.5 Ω max RDS(on), 45 W PTOT at TC = 25 °C, 2.78 °C/W Rthj-case, and Zener-protected gate-critical for reliable operation in flyback and PFC stages under transient stress.
Technical Context
This device employs ST's enhanced SuperMESH3™ vertical structure to achieve ultra-low on-resistance while maintaining high voltage blocking and superior dynamic performance. Its optimized cell layout delivers reduced intrinsic capacitance (Ciss = 235 pF typ., Coss = 22 pF typ.) and improved diode reverse recovery (trr = 200 ns typ. at Tj = 25 °C).
The integrated back-to-back gate-source Zener diodes (BVGSO = 30 V) provide inherent overvoltage clamping without external components, and the 100% unclamped inductive avalanche rating (EAS = 80 mJ at Tj = 25 °C) enables robust operation in hard-switched topologies with inductive loads.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 600 V - Enables direct use in universal-input (85–265 VAC) offline converters without voltage derating concerns. |
| RDS(on) max | 4.5 Ω @ VGS = 10 V, ID = 1 A - Delivers low conduction loss in 2 A continuous switching applications at ambient-referenced heatsinking. |
| PTOT | 45 W @ TC = 25 °C - Supports thermally constrained PCB-mount designs with DPAK footprint and 2.78 °C/W junction-to-case thermal resistance. |
| dv/dt capability | 12 V/ns - Ensures noise-immune turn-off in high-speed, high-voltage switching circuits without spurious triggering. |
| EAS | 80 mJ (single-pulse, Tj = 25 °C) - Guarantees safe energy absorption during inductive load switching transients without failure. |
| trr | 200 ns typ. @ ISD = 2 A, di/dt = 100 A/µs - Reduces switching losses and EMI in synchronous rectification and freewheeling paths. |
| BVGSO | 30 V - Built-in gate-source Zener clamps transient spikes, eliminating need for external TVS in gate drive networks. |
Pinout & Package
STD2LN60K3 is housed in a surface-mount DPAK (TO-252) package with exposed drain tab for thermal and electrical connection. The package features ECOPACK® environmental compliance and is supplied in tape-and-reel (2500 pcs/reel).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G) | Gate | Control terminal; accepts 10 V logic-level drive; protected by integrated 30 V Zener diode. |
| 2 (D / TAB) | Drain / Heat Sink Pad | Main high-voltage output node; electrically and thermally connected to exposed copper tab for low-inductance, low-Rth mounting. |
| 3 (S) | Source | Power return path and reference for gate drive; forms common node with driver IC ground in low-side configurations. |
Key Features
| Feature | Design Value |
|---|---|
| 100% avalanche tested | Guarantees single-pulse EAS = 80 mJ and repetitive avalanche reliability-no screening failures in production lots. |
| Extremely high dv/dt capability | 12 V/ns rating prevents false turn-on during rapid voltage transients in bridge-leg or flyback transformer primary circuits. |
| Very low intrinsic capacitance | Ciss = 235 pF and Coss = 22 pF minimize capacitive switching losses and improve efficiency above 100 kHz. |
| Zener-protected gate | Integrated 30 V bidirectional Zener eliminates external gate clamp components and reduces BOM count and layout area. |
| Improved diode reverse recovery | trr = 200 ns and Qrr = 800 nC reduce switching node ringing and EMI generation in discontinuous conduction mode (DCM) operation. |
Applications
| AC-DC Adapters | Flyback SMPS Primary Switch |
|---|---|
|
Use Scenario: Universal-input (85–265 VAC) 12–24 W wall adapters for consumer electronics. IC Role / Device Role / Timing Role: High-side main switch in quasi-resonant flyback topology operating up to 130 kHz. Use Value: 600 V rating ensures margin against reflected voltage spikes; 4.5 Ω RDS(on) minimizes conduction loss at 2 A peak current. |
Use Scenario: Isolated DC-DC converter for industrial control power supplies (24 V out, 50 W). IC Role / Device Role / Timing Role: Primary-side switching element in fixed-frequency flyback with active clamp snubber. Use Value: 12 V/ns dv/dt tolerance suppresses false triggering during snubber ringback; Zener gate protection withstands gate drive coupling noise. |
| LED Driver Secondary Side | Offline PFC Pre-regulator |
|
Use Scenario: Constant-current LED driver for street lighting using secondary-side synchronous rectification. IC Role / Device Role / Timing Role: Low-side synchronous rectifier MOSFET replacing Schottky diode in LLC resonant output stage. Use Value: Fast trr = 200 ns and low Qrr = 800 nC reduce body-diode conduction loss and improve light-output stability. |
Use Scenario: Boost-type active PFC front-end for 100–200 W industrial power supplies. IC Role / Device Role / Timing Role: Main boost switch operating in continuous conduction mode (CCM) at 65 kHz. Use Value: Avalanche-rated construction handles inductor current overshoot during line surges; 45 W PTOT supports thermal design with minimal heatsink. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage N-channel MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STP2NK60Z | 600 V, 4.5 Ω max RDS(on), TO-220 package, no integrated Zener, lower EAS (50 mJ) | Requires external gate protection; less suitable for compact, high-noise environments | Preferred where through-hole mounting and cost sensitivity outweigh Zener integration needs. |
| FQP2N60 | 600 V, 5.5 Ω max RDS(on), TO-220 package, no avalanche rating, no Zener | Lacks 100% avalanche test and gate protection; higher conduction loss at 2 A | Suitable only for non-critical, low-stress linear or low-frequency switching where reliability margins are relaxed. |
Compared with STP2NK60Z and FQP2N60, STD2LN60K3 provides superior system-level robustness via integrated Zener clamping and guaranteed avalanche energy handling-enabling smaller gate drive circuits and eliminating field-failure modes linked to gate oxide rupture or inductive snapback.
Availability
STD2LN60K3 is available at Aetrix Electronics and suitable for AC-DC adapters, flyback SMPS, and LED drivers requiring stable component supply across extended production lifecycles.
Supply support for STD2LN60K3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for industrial, automotive, and consumer markets.
STD2LN60K3 belongs to ST's SuperMESH3™ Power MOSFET product line-engineered specifically for high-efficiency, high-reliability offline switching applications demanding ruggedness, low RDS(on), and minimized EMI.
FAQ
What is the maximum continuous drain current for STD2LN60K3 at 100 °C case temperature?
The maximum continuous drain current (ID) for STD2LN60K3 is 1.26 A when the case temperature (TC) is maintained at 100 °C. This value is limited by thermal dissipation in the DPAK package and reflects the derated current capacity under sustained high-temperature operation, not by silicon limits.
Does STD2LN60K3 require an external gate resistor for safe operation?
Yes-while the device integrates gate-source Zener protection, a series gate resistor (typically 4.7 Ω, as used in the datasheet switching characterization) is required to dampen ringing, control dV/dt during turn-on/off, and prevent oscillation due to gate loop inductance. Omitting it risks shoot-through or gate driver overstress.
Can STD2LN60K3 be used in place of STF2LN60K3 in a TO-220FP-based design?
No-STD2LN60K3 uses a DPAK (TO-252) surface-mount package with different thermal, mechanical, and soldering requirements than the through-hole TO-220FP package of STF2LN60K3. Direct substitution would require PCB redesign, thermal interface revalidation, and gate drive layout changes due to differing parasitic inductance.
What is the significance of the "SuperMESH3™" designation in this MOSFET?
SuperMESH3™ refers to ST's third-generation proprietary vertical power MOSFET structure that combines optimized trench geometry, enhanced charge balance, and refined epitaxial layer doping to simultaneously reduce RDS(on), gate charge (Qg = 12 nC), and output capacitance-delivering higher efficiency and faster switching than prior SuperMESH™ generations.
STD2LN60K3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- SuperMESH3™
- Package/Case:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 600 V
- Current - Continuous Drain (Id) @ 25°C:
- 2A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 4.5Ohm @ 1A, 10V
- Vgs(th) (Max) @ Id:
- 4.5V @ 50µA
- Gate Charge (Qg) (Max) @ Vgs:
- 12 nC @ 10 V
- Vgs (Max):
- ±30V
- Input Capacitance (Ciss) (Max) @ Vds:
- 235 pF @ 50 V
- FET Feature:
- -
- Power Dissipation (Max):
- 45W (Tc)
- Operating Temperature:
- 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DPAK
STD2LN60K3 FAQ
1.How can I place an order for STD2LN60K3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STD2LN60K3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STD2LN60K3 reliable?
The price and inventory of STD2LN60K3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STD2LN60K3 is usually 5 days.
3.What payment methods are accepted for STD2LN60K3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STD2LN60K3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STD2LN60K3?
STD2LN60K3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STD2LN60K3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STD2LN60K3?
For technical support, including STD2LN60K3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STD2LN60K3 requirements.
6.How does Aetrix verify that STD2LN60K3 is sourced from the original manufacturer or authorized distributors?
All STD2LN60K3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STD2LN60K3 meets industry standards.
7.What is the process for return or replacement of STD2LN60K3?
All STD2LN60K3 units undergo pre-shipment inspection (PSI). If there is an issue with STD2LN60K3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STD2LN60K3 part is unused and in its original packaging.
Return procedure for STD2LN60K3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STD2LN60K3 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

;;2.jpg)