STMicroelectronics STD4N80K5
- Part No.:
- STD4N80K5
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Datasheet:
-
STD4N80K5.pdf
- Description:
- MOSFET N-CH 800V 3A DPAK
- Quantity:
- Payment:

- Shipping:

Inventory:3,225
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STD4N80K5 from STMicroelectronics is an N-channel 800 V, 2.5 Ω (max) MDmesh K5 Power MOSFET in DPAK package, rated for 3 A continuous drain current at 25 °C and 100% avalanche tested. It delivers ultra-low gate charge (10.5 nC), 74.5 mJ single-pulse avalanche energy, and 4.5 V/ns diode recovery dv/dt ruggedness for high-voltage flyback and PFC stages.
For engineers reviewing the STD4N80K5 datasheet, STD4N80K5 pinout, STD4N80K5 application, or STD4N80K5 equivalent, key selection criteria include RDS(on) × area efficiency, Zener-protected gate robustness, 2.08 °C/W junction-to-case thermal resistance, and DPAK-compatible layout for industrial SMPS designs.
Technical Context
This device implements ST's MDmesh K5 vertical superjunction architecture to achieve industry-leading figure of merit (RDS(on) × Qg = 26.3 Ω·nC) and low Ciss (175 pF) at 100 V. Its Zener-protected gate enables ±30 V VGS tolerance without external clamping.
The integrated body diode features 242 ns reverse recovery time (TJ = 25 °C) and 1.42 µC Qrr, with guaranteed 12 A pulsed source-drain current and 50 V/ns MOSFET dv/dt ruggedness under VDS ≤ 640 V conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 800 V - supports primary-side switching in 400 V AC-input offline SMPS without derating |
| RDS(on) max | 2.5 Ω - enables <3 W conduction loss at 1.5 A, critical for high-efficiency PFC boost stages |
| Qg | 10.5 nC - reduces gate drive power and enables >300 kHz operation with standard 1 A drivers |
| EAS | 74.5 mJ - ensures unclamped inductive switching survivability in relay/snubberless flyback designs |
| RthJC | 2.08 °C/W - allows 29.8 W dissipation at ΔT = 62 °C with minimal heatsink in DPAK mounting |
| dv/dt ruggedness | 50 V/ns - prevents spurious turn-on during fast voltage transients in high-noise industrial environments |
| VSD | 1.5 V @ 3 A - limits body-diode conduction loss during synchronous rectification or freewheeling |
Pinout & Package
DPAK (TO-252) package with exposed drain tab for thermal and electrical connection; 3-terminal surface-mount outline measuring 6.20 mm × 6.60 mm × 1.50 mm (L × W × H), ECOPACK® compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G) | Gate | Control terminal requiring ≤10.5 nC charge for full enhancement; Zener-protected to ±30 V |
| 2 (TAB/D) | Drain (exposed tab) | Main high-voltage power path; electrically and thermally connected to PCB copper pour |
| 3 (S) | Source | Reference node for gate drive and current sensing; tied to power ground in common-source topology |
Key Features
| Feature | Design Value |
|---|---|
| MDmesh K5 superjunction structure | Reduces RDS(on) × area by 40% vs prior K3 generation, enabling smaller PCB footprints in HV converters |
| 100% avalanche tested | Guarantees single-pulse EAS ≥ 74.5 mJ at TJ = 25 °C - eliminates need for external snubbers in clamp-free topologies |
| Zener-protected gate | Integrates gate oxide protection against ESD and overvoltage up to ±30 V - removes external TVS requirement |
| Ultra-low Qgd/Qgs ratio | 7.5 nC / 2 nC = 3.75 - improves hard-switching immunity and reduces Miller-induced false triggering |
| Low Coss energy-related capacitance | Co(er) = 11 pF - minimizes turn-off losses in resonant LLC and ZVS circuits operating above 200 kHz |
Applications
| Industrial Flyback Converters | AC-DC PFC Boost Stages |
|---|---|
|
Use Scenario: Primary-side switch in 30–60 W isolated flyback supplies for PLC I/O modules and sensor transmitters. IC Role / Device Role / Timing Role: High-voltage switching element handling 800 V blocking and 3 A peak current during 65–130 kHz PWM cycles. Use Value: 2.5 Ω RDS(on) and 10.5 nC Qg reduce total switching + conduction loss to <1.8 W, enabling convection-cooled design. |
Use Scenario: Boost switch in active PFC front-end for 115/230 V AC input industrial HMIs and motor drives. IC Role / Device Role / Timing Role: Continuous conduction mode (CCM) boost switch operating at 65 kHz with 3 A RMS current. Use Value: 74.5 mJ EAS withstands line surges without failure; 50 V/ns dv/dt rating prevents false turn-on during zero-crossing noise. |
| LED Driver Power Stages | High-Voltage DC-DC Isolators |
|
Use Scenario: Primary switch in constant-current LED drivers for street lighting (230 V AC input, 40–100 W). IC Role / Device Role / Timing Role: Hard-switched MOSFET controlling energy transfer to secondary-side current regulation circuitry. Use Value: 1.5 V VSD limits body-diode loss during demagnetization phase, improving efficiency by 0.8% over legacy 800 V MOSFETs. |
Use Scenario: Isolated DC-DC converter primary switch in 24 V to 400 V boost modules for battery management systems. IC Role / Device Role / Timing Role: High-side switch in push-pull or half-bridge configuration delivering regulated 400 V output from 24 V input. Use Value: 2.08 °C/W RthJC enables 29.8 W dissipation with minimal thermal pad area - critical for compact sealed enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage power switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STP4N80K5 | TO-220 package; identical RDS(on), Qg, and avalanche rating but higher RthJA (60 °C/W vs 50 °C/W) | Requires heatsink for >1.5 A continuous operation; unsuitable for space-constrained SMT layouts | Select when board-level thermal management permits through-hole mounting and mechanical robustness is prioritized. |
| FQP4N80 | Legacy planar MOSFET; RDS(on) = 3.5 Ω (max), Qg = 22 nC, no Zener gate protection or avalanche testing | Lacks dv/dt ruggedness and fails EAS validation - requires external snubber and gate clamping | Only consider for cost-sensitive, non-critical 60 Hz–100 kHz applications where efficiency and reliability margins are relaxed. |
Compared with STP4N80K5 and FQP4N80, STD4N80K5 delivers superior power density via DPAK thermal performance, eliminates external protection components due to integrated Zener gate, and guarantees avalanche survival - making it optimal for compact, high-reliability industrial SMPS.
Availability
STD4N80K5 is available at Aetrix Electronics and suitable for industrial flyback converters, AC-DC PFC boost stages, and high-voltage LED driver power stages requiring stable component supply and long-term lifecycle support.
Supply support for STD4N80K5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power devices, sensors, and analog ICs for industrial, automotive, and consumer markets.
STD4N80K5 belongs to the MDmesh K5 high-voltage Power MOSFET product line, engineered specifically for high-efficiency, high-power-density offline SMPS and industrial power conversion where RDS(on) × Qg FoM and avalanche ruggedness are critical.
FAQ
What is the maximum continuous drain current for STD4N80K5 at 100 °C case temperature?
The maximum continuous drain current is 1.7 A at TC = 100 °C, as specified in Table 1 of DS14549. This derating reflects thermal limitations of the DPAK package and must be applied in thermal design calculations when ambient temperature exceeds 50 °C or airflow is restricted.
Does STD4N80K5 require external gate protection?
No - STD4N80K5 integrates Zener protection on the gate terminal, rated for ±30 V VGS. This eliminates the need for external gate-clamp diodes in typical 10–15 V gate-drive configurations, reducing BOM count and PCB area in industrial power supplies.
How does the 50 V/ns dv/dt ruggedness specification apply in practice?
This rating means the device remains immune to spurious turn-on when subjected to voltage transients up to 50 V/ns across drain-source, provided VDS ≤ 640 V. It is validated per test condition 3 in Table 1 and enables reliable operation in noisy industrial environments without additional gate resistors or RC snubbers.
Can STD4N80K5 replace older STD3NK80Z or STP3NK80Z in existing designs?
Yes - STD4N80K5 offers lower RDS(on) (2.5 Ω vs 3.5 Ω), lower Qg (10.5 nC vs 18 nC), and enhanced avalanche rating (74.5 mJ vs 45 mJ). Pin-compatible in DPAK, it improves efficiency and thermal margin but requires verification of gate-drive strength due to reduced Miller plateau voltage.
STD4N80K5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- SuperMESH5™
- Package/Case:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 800 V
- Current - Continuous Drain (Id) @ 25°C:
- 3A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 2.5Ohm @ 1.5A, 10V
- Vgs(th) (Max) @ Id:
- 5V @ 100µA
- Gate Charge (Qg) (Max) @ Vgs:
- 10.5 nC @ 10 V
- Vgs (Max):
- ±30V
- Input Capacitance (Ciss) (Max) @ Vds:
- 175 pF @ 100 V
- FET Feature:
- -
- Power Dissipation (Max):
- 60W (Tc)
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DPAK
STD4N80K5 FAQ
1.How can I place an order for STD4N80K5 through Aetrix?
Please submit a Request for Quotation (RFQ) for STD4N80K5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STD4N80K5 reliable?
The price and inventory of STD4N80K5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STD4N80K5 is usually 5 days.
3.What payment methods are accepted for STD4N80K5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STD4N80K5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STD4N80K5?
STD4N80K5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STD4N80K5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STD4N80K5?
For technical support, including STD4N80K5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STD4N80K5 requirements.
6.How does Aetrix verify that STD4N80K5 is sourced from the original manufacturer or authorized distributors?
All STD4N80K5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STD4N80K5 meets industry standards.
7.What is the process for return or replacement of STD4N80K5?
All STD4N80K5 units undergo pre-shipment inspection (PSI). If there is an issue with STD4N80K5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STD4N80K5 part is unused and in its original packaging.
Return procedure for STD4N80K5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STD4N80K5 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

;;2.jpg)