STMicroelectronics STD80N450K6
- Part No.:
- STD80N450K6
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Datasheet:
-
STD80N450K6.pdf
- Description:
- N-CHANNEL 800 V, 380 MOHM TYP.,
- Quantity:
- Payment:

- Shipping:

Inventory:2,460
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STD80N450K6 from STMicroelectronics is an N-channel 800 V, 450 mΩ (max) superjunction Power MOSFET in DPAK (TO-252) package, designed for high-voltage flyback converters in notebook adapters and LED lighting. It delivers 10 A continuous drain current at TC = 25 °C, features 17.3 nC total gate charge, 100% avalanche tested rating, and Zener-protected gate.
For engineers reviewing the STD80N450K6 datasheet, STD80N450K6 pinout, STD80N450K6 application, or STD80N450K6 equivalent, this device is selected for high-efficiency, space-constrained 800 V SMPS designs where low RDS(on) × area and ultra-low Qg directly reduce conduction and switching losses.
Technical Context
This MDmesh K6 MOSFET employs ST's 20-year superjunction architecture to achieve best-in-class figure of merit (RDS(on) × Qg) and on-resistance per die area. Its 800 V V(BR)DSS withstands high-voltage transients in offline converters, while its 1.5 °C/W RthJC enables high-power operation with minimal heatsinking.
The integrated source-drain diode exhibits 275 ns reverse recovery time (TJ = 25 °C) and 3.6 µC Qrr, supporting fast, low-loss synchronous rectification in quasi-resonant topologies. Gate threshold voltage is tightly specified at 3–4 V (VGS(th)), ensuring robust turn-on margin with standard 10 V gate drivers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V(BR)DSS | 800 V - Withstands full mains-referred voltage spikes in universal-input offline converters without breakdown. |
| RDS(on) max | 450 mΩ at VGS = 10 V, ID = 5 A - Enables <1.5 W conduction loss at 10 A, critical for thermal management in compact adapters. |
| Qg | 17.3 nC - Reduces gate drive power and switching transition time, lowering EON/EOFF in high-frequency flyback designs. |
| ID (cont.) | 10 A at TC = 25 °C - Supports ≥60 W output power in DPAK-based 800 V flyback stages with adequate PCB copper area. |
| EAS | 100 mJ single-pulse avalanche energy - Guarantees ruggedness against unclamped inductive switching stress during startup or overload. |
| dv/dt ruggedness | 120 V/ns - Prevents spurious turn-on in high-dV/dt environments such as PFC boost outputs or transformer leakage spikes. |
| RthJC | 1.5 °C/W - Allows direct mounting to heatsink or copper pour, enabling >50 W dissipation before junction exceeds 150 °C. |
Pinout & Package
DPAK (TO-252) package with exposed drain tab for thermal and electrical connection; surface-mount footprint optimized for high-current, high-voltage layout. Tab is electrically connected to drain (pin 2).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G) | Gate | Controls channel conduction; requires ≤±30 V drive; low 2 Ω intrinsic Rg supports fast switching with minimal external gate resistor. |
| 2 (TAB/D) | Drain (exposed tab) | Main high-voltage power terminal; tab must be soldered to large copper pour or heatsink for thermal and current path integrity. |
| 3 (S) | Source | Power return and gate reference node; connects to primary ground plane; carries full load current and diode recovery current. |
Key Features
| Feature | Design Value |
|---|---|
| Worldwide best RDS(on) × area | Enables smallest possible die size for 800 V class, reducing parasitic capacitance and improving high-frequency efficiency. |
| Ultra-low gate charge (17.3 nC) | Lowers driver IC power consumption and gate drive loop losses, essential for >100 kHz quasi-resonant flyback operation. |
| Zener-protected gate | Integrated gate oxide protection eliminates need for external gate clamp zener, simplifying layout and improving reliability. |
| 100% avalanche tested | Each unit validated for single-pulse EAS ≥100 mJ, ensuring consistent ruggedness in real-world overvoltage events. |
| MDmesh K6 technology | Optimized superjunction cell structure delivers superior balance of breakdown voltage, conduction loss, and switching speed. |
Applications
| Adapter Power Supply | Flyback Converter Primary Switch |
|---|---|
Use Scenario: Universal-input (90–264 VAC) 45–65 W AC/DC adapter for tablets and ultrabooks. IC Role / Device Role / Timing Role: Primary-side high-voltage switch in discontinuous conduction mode (DCM) flyback topology. Use Value: 450 mΩ RDS(on) and 17.3 nC Qg jointly reduce total power loss by >15% vs. legacy 800 V MOSFETs, enabling 90%+ efficiency at full load. |
Use Scenario: High-density LED driver for commercial downlights operating from 230 VAC mains. IC Role / Device Role / Timing Role: Main switching element in isolated flyback with integrated Y-capacitor and active X-cap discharge. Use Value: 120 V/ns dv/dt ruggedness prevents false triggering during transformer reset, eliminating need for snubber networks. |
| Industrial AC/DC Module | High-Voltage Auxiliary Supply |
Use Scenario: 24 V/1 A auxiliary power supply for PLC I/O modules requiring reinforced isolation and long lifetime. IC Role / Device Role / Timing Role: Primary switch in fixed-frequency 65 kHz flyback with synchronous rectification on secondary side. Use Value: 275 ns trr and 3.6 µC Qrr minimize body diode conduction loss during dead-time, improving light-load regulation. |
Use Scenario: Standby power supply for smart home hubs, powering MCU and wireless SoC during deep-sleep mode. IC Role / Device Role / Timing Role: High-voltage switch in burst-mode flyback delivering <100 mW at <50 mW input power. Use Value: 1 µA IDSS at 800 V ensures <10 µW standby leakage, meeting stringent EU CoC Tier 2 and Energy Star requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage power switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STP80NF55-08 | 55 V lower V(BR)DSS (745 V), higher RDS(on) (550 mΩ), same DPAK package | Marginally suitable for 230 VAC-only designs; insufficient for universal-input surge immunity | Select only if system peak VDS remains ≤700 V and thermal budget allows +23% conduction loss. |
| IPP60R190C7 | 650 V rating, 190 mΩ RDS(on), TO-220FP package, no integrated Zener protection | Requires external gate clamp; unsuitable for 800 V line-referred topologies | Preferable only in 650 V systems prioritizing lowest RDS(on); not drop-in compatible due to voltage and protection gap. |
Compared with STP80NF55-08 and IPP60R190C7, STD80N450K6 uniquely combines 800 V rating, Zener gate protection, and industry-leading FOM for universal-input flyback designs-making it irreplaceable where both voltage margin and power density are non-negotiable.
Availability
STD80N450K6 is available at Aetrix Electronics and suitable for flyback converter primary switches, notebook/tablet AC adapters, and industrial LED lighting drivers requiring stable component supply across multi-year production cycles.
Supply support for STD80N450K6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, with design, manufacturing, and sales operations across Europe, Asia, and the Americas.
This device belongs to the MDmesh K6 high-voltage Power MOSFET product line, engineered specifically for high-efficiency, high-power-density offline SMPS in consumer, computing, and industrial power supplies.
FAQ
What is the maximum safe operating area (SOA) for STD80N450K6 at 100 °C case temperature?
At TC = 100 °C, the continuous drain current is derated to 6 A (per Table 1). The SOA curve (Figure 1) shows that at 400 V VDS, the device supports up to ~2.5 A for 10 ms pulses and ~0.8 A for 100 ms-limited by RDS(on) conduction heating and thermal impedance. Operation beyond these boundaries risks thermal runaway or bond-wire failure.
Does STD80N450K6 require a gate resistor for EMI control in flyback applications?
Yes-a 4.7 Ω gate resistor is recommended (per Table 6 test conditions) to dampen ringing caused by Lg–Ciss resonance and limit peak di/dt during turn-on. This value balances switching speed (10.6 ns td(on)) and EMI suppression without excessive gate drive loss.
Can STD80N450K6 replace older MDmesh K5 devices in existing designs?
Yes-pin-to-pin compatible with MDmesh K5 variants in DPAK (e.g., STD80N400K5), offering identical footprint and improved RDS(on) (−12%) and Qg (−18%). No layout changes needed; gate drive voltage and biasing remain unchanged due to matched VGS(th) range.
What is the significance of the "Zener-protected" feature in practical circuit design?
The integrated Zener diode clamps gate-source voltage to ±20 V, eliminating risk of gate oxide rupture during transient coupling or layout-induced overshoot. This removes the need for discrete 18 V gate zeners and associated series resistors-reducing BOM count, PCB area, and potential failure points in high-reliability power supplies.
STD80N450K6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- MDmesh™ K5
- Package/Case:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 800 V
- Current - Continuous Drain (Id) @ 25°C:
- 10A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 450mOhm @ 5A, 10V
- Vgs(th) (Max) @ Id:
- 4V @ 100µA
- Gate Charge (Qg) (Max) @ Vgs:
- 17.3 nC @ 10 V
- Vgs (Max):
- ±30V
- Input Capacitance (Ciss) (Max) @ Vds:
- 700 pF @ 400 V
- FET Feature:
- -
- Power Dissipation (Max):
- 83W (Tc)
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TO-252 (DPAK)
STD80N450K6 FAQ
1.How can I place an order for STD80N450K6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STD80N450K6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STD80N450K6 reliable?
The price and inventory of STD80N450K6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STD80N450K6 is usually 5 days.
3.What payment methods are accepted for STD80N450K6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STD80N450K6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STD80N450K6?
STD80N450K6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STD80N450K6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STD80N450K6?
For technical support, including STD80N450K6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STD80N450K6 requirements.
6.How does Aetrix verify that STD80N450K6 is sourced from the original manufacturer or authorized distributors?
All STD80N450K6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STD80N450K6 meets industry standards.
7.What is the process for return or replacement of STD80N450K6?
All STD80N450K6 units undergo pre-shipment inspection (PSI). If there is an issue with STD80N450K6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STD80N450K6 part is unused and in its original packaging.
Return procedure for STD80N450K6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STD80N450K6 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

