STMicroelectronics STFI13N80K5
- Part No.:
- STFI13N80K5
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- TO-262-3 Full Pack, I2PAK
- Datasheet:
-
STFI13N80K5.pdf
- Description:
- MOSFET N-CH 800V 12A I2PAKFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,129
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STFI13N80K5 from STMicroelectronics is an N-channel 800 V, 12 A MDmesh™ K5 Power MOSFET in I²PAKFP (TO-281) package, featuring 0.45 Ω max RDS(on), 29 nC total gate charge, and 2500 VRMS insulation withstand voltage. It delivers ultra-low conduction and switching losses for high-efficiency HVAC inverters, industrial SMPS, and photovoltaic string inverters.
For engineers reviewing the STFI13N80K5 datasheet, STFI13N80K5 pinout, STFI13N80K5 application, or STFI13N80K5 equivalent, key selection criteria include avalanche ruggedness (148 mJ EAS), Zener-protected gate-source junction (30 V breakdown), low-profile insulated package with extended creepage, and industry-leading FoM (RDS(on) × Qg = 13.05 Ω·nC).
Technical Context
This device implements ST's MDmesh™ K5 vertical superjunction architecture to achieve simultaneous reduction of RDS(on) and gate charge-enabling higher power density in 800 V systems. Its fully insulated I²PAKFP package integrates a heatsink-mountable drain plate with 2500 VRMS isolation between leads and external heatsink.
The built-in back-to-back Zener diodes provide intrinsic ESD protection (V(BR)GSO = 30 V) and eliminate external clamping components. Avalanche capability is 100% tested (IAR = 4 A, EAS = 148 mJ at Tj = 25 °C), supporting robust unclamped inductive switching in motor drives and UPS systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDSS | 800 V - supports primary-side switching in 400–600 V DC bus applications without derating |
| RDS(on) max | 0.45 Ω @ VGS = 10 V, ID = 6 A - enables <1.5 W conduction loss at 12 A continuous current |
| Qg | 29 nC - reduces gate drive power and allows use of smaller, lower-cost drivers |
| EAS | 148 mJ - ensures reliable operation under unclamped inductive load conditions up to 4 A avalanche current |
| Viso | 2500 VRMS - permits direct mounting on isolated heatsinks in medical and industrial safety-critical systems |
| Tj max | 150 °C - supports high ambient temperature operation in enclosed power enclosures |
| Ciss | 870 pF - contributes to predictable turn-on behavior and reduced Miller-induced shoot-through risk |
Pinout & Package
The STFI13N80K5 is housed in an I²PAKFP (TO-281) package: a fully insulated, low-profile variant of I²PAK with extended creepage distance and integrated heatsink-mountable drain plate. The package features three leads in a single-row configuration with internal thermal and electrical isolation between pins and heatsink surface.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| G (Pin 1) | Gate | Control terminal for MOSFET channel; accepts 0–10 V logic-level drive; protected by integrated 30 V Zener |
| D (Pin 2) | Drain | High-voltage output terminal; electrically isolated from heatsink but thermally coupled via metal tab |
| S (Pin 3) | Source | Reference node for gate drive and current sensing; connects to PCB ground plane and driver return path |
Key Features
| Feature | Design Value |
|---|---|
| Fully insulated I²PAKFP package | Eliminates need for insulating pads or sil-pads when mounting to heatsinks, reducing thermal resistance and assembly cost |
| Industry's lowest RDS(on) × area | Enables compact 12 A/800 V designs where board space is constrained, e.g., DIN-rail mounted PSUs |
| Ultra-low Qg (29 nC) | Reduces gate drive losses by >35% vs. legacy 800 V MOSFETs, improving efficiency in 50–100 kHz SMPS |
| Zener-protected gate | Provides ±30 V gate-source clamping without external components, enhancing system-level ESD immunity per IEC 61000-4-2 |
| 100% avalanche tested | Guarantees minimum 148 mJ single-pulse energy handling, enabling robust design without over-specifying snubbers |
Applications
| Industrial SMPS | HVAC Inverter Stages |
|---|---|
Use Scenario: Primary-side switch in 3 kW telecom rectifiers and server PSUs operating at 400 V DC input. IC Role / Device Role / Timing Role: High-voltage power switch controlling energy transfer across transformer primary winding; operates at 65–100 kHz with hard-switched topology. Use Value: 0.45 Ω RDS(on) limits conduction loss to ≤1.2 W at full load, while 29 nC Qg enables efficient gate driving with low-power controllers like STNRG388A. | Use Scenario: Upper-leg switch in 3-phase IGBT/MOSFET inverter modules for variable-speed HVAC compressors. IC Role / Device Role / Timing Role: Fast-switching N-channel high-side switch in 600 V DC link; handles repetitive 12 A peak currents with 406 ns trr. Use Value: Integrated source-drain diode (VSD = 1.5 V @ 12 A) and low Qrr (5.7 μC) reduce commutation losses and EMI during freewheeling intervals. |
| Photovoltaic String Inverters | Uninterruptible Power Supplies |
Use Scenario: DC-DC boost stage in 5–10 kW string inverters converting 600–1000 V PV array output to 800 V DC link. IC Role / Device Role / Timing Role: High-voltage synchronous rectifier replacement in interleaved boost converters; operated in continuous conduction mode. Use Value: 800 V VDSS rating avoids series stacking; 2500 VRMS isolation allows direct heatsink mounting in double-insulated PV enclosures meeting UL 1741. | Use Scenario: Online double-conversion UPS output inverter stage delivering clean 230 V AC from 700 V DC bus. IC Role / Device Role / Timing Role: Hard-switched bridge leg switch subjected to frequent short-circuit and overload transients. Use Value: 100% avalanche-tested ruggedness (EAS = 148 mJ) and 48 A pulsed drain current (IDM) support fault ride-through without desaturation protection circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage power switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STW12N80K5 | Same MDmesh™ K5 process, but TO-247 package; RDS(on) = 0.48 Ω, Qg = 31 nC, no integrated insulation | Requires external insulator pad; better thermal dissipation but larger footprint and higher creepage risk | Select when maximum power density is secondary to thermal margin and cost-sensitive heatsink integration |
| IPP60R099C7 | 650 V CoolMOS™ C7; RDS(on) = 0.099 Ω, Qg = 42 nC; not rated for 800 V operation | Not suitable for 800 V bus topologies; requires two-series devices with balancing networks | Choose only for 400–500 V DC applications where lower RDS(on) outweighs voltage limitation and complexity |
Compared with STW12N80K5, STFI13N80K5 trades 3% higher RDS(on) for full insulation and 20% smaller footprint; versus IPP60R099C7, it provides native 800 V capability without series stacking, simplifying layout and improving reliability in high-altitude or high-humidity environments.
Availability
STFI13N80K5 is available at Aetrix Electronics and suitable for industrial SMPS, HVAC inverter stages, photovoltaic string inverters, and uninterruptible power supplies requiring stable component supply and long-term production continuity.
Supply support for STFI13N80K5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power devices, sensors, and analog ICs for automotive, industrial, and consumer markets.
The MDmesh™ K5 product line targets high-efficiency, high-voltage power conversion systems-specifically engineered to replace older superjunction MOSFETs in 600–800 V applications with superior FoM, ruggedness, and ease of thermal integration.
FAQ
What is the maximum continuous drain current at 100 °C case temperature?
The STFI13N80K5 supports 7.6 A continuous drain current at TC = 100 °C, as specified in Table 2 of the datasheet. This value is limited by package thermal constraints-not silicon capability-and assumes proper heatsinking with Rthj-case ≤ 3.57 °C/W. Derating curves in Figure 2 confirm safe operation up to 10 ms pulses at 48 A.
Does the I²PAKFP package require an insulating pad when mounted to a heatsink?
No. The I²PAKFP package incorporates full electrical insulation between all three leads and the external heatsink-mounting surface, validated by 2500 VRMS withstand voltage testing per IEC 60747-5-2. No additional insulating pad or sil-pad is required, reducing thermal resistance and assembly steps.
How does the integrated Zener diode protect the gate?
The gate-source junction includes back-to-back Zener diodes with 30 V breakdown voltage (V(BR)GSO), clamping transient overvoltage before gate oxide damage occurs. This eliminates need for external TVS diodes in most applications and improves system-level ESD robustness per IEC 61000-4-2 Level 4 (±8 kV contact discharge).
Can STFI13N80K5 replace STP12N80 in existing designs?
Yes-with minor layout review. STFI13N80K5 offers lower RDS(on) (0.45 Ω vs. 0.52 Ω), lower Qg (29 nC vs. 45 nC), and integrated insulation. Pinout is identical (G-D-S), but I²PAKFP has different mechanical dimensions than TO-220FP. Thermal pad alignment and screw-hole placement must be verified; no changes to gate drive or biasing are needed.
STFI13N80K5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- MDmesh™ K5
- Package/Case:
- TO-262-3 Full Pack, I2PAK
- Packaging:
- Tube
- Product Status:
- Obsolete
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 800 V
- Current - Continuous Drain (Id) @ 25°C:
- 12A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 450mOhm @ 6A, 10V
- Vgs(th) (Max) @ Id:
- 5V @ 100µA
- Gate Charge (Qg) (Max) @ Vgs:
- 29 nC @ 10 V
- Vgs (Max):
- ±30V
- Input Capacitance (Ciss) (Max) @ Vds:
- 870 pF @ 100 V
- FET Feature:
- -
- Power Dissipation (Max):
- 35W (Tc)
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-281 (I2PAKFP)
STFI13N80K5 FAQ
1.How can I place an order for STFI13N80K5 through Aetrix?
Please submit a Request for Quotation (RFQ) for STFI13N80K5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STFI13N80K5 reliable?
The price and inventory of STFI13N80K5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STFI13N80K5 is usually 5 days.
3.What payment methods are accepted for STFI13N80K5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STFI13N80K5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STFI13N80K5?
STFI13N80K5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STFI13N80K5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STFI13N80K5?
For technical support, including STFI13N80K5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STFI13N80K5 requirements.
6.How does Aetrix verify that STFI13N80K5 is sourced from the original manufacturer or authorized distributors?
All STFI13N80K5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STFI13N80K5 meets industry standards.
7.What is the process for return or replacement of STFI13N80K5?
All STFI13N80K5 units undergo pre-shipment inspection (PSI). If there is an issue with STFI13N80K5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STFI13N80K5 part is unused and in its original packaging.
Return procedure for STFI13N80K5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STFI13N80K5 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

