STMicroelectronics STL100N6LF6
- Part No.:
- STL100N6LF6
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- 8-PowerVDFN
- Datasheet:
-
STL100N6LF6.pdf
- Description:
- MOSFET N CH 60V 100A PWRFLAT 5X6
- Quantity:
- Payment:

- Shipping:

Inventory:815
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STL100N6LF6 from STMicroelectronics is an N-channel 60 V Power MOSFET in PowerFLAT™ 5x6 package, featuring 3.3 mΩ typ. RDS(on) at VGS = 10 V, 25 A continuous drain current at Tpcb = 25 °C, and high avalanche ruggedness (EAS = 1370 mJ). It serves as a high-efficiency main switch in DC-DC converters for telecom power supplies.
For engineers reviewing the STL100N6LF6 datasheet, STL100N6LF6 pinout, STL100N6LF6 application, or STL100N6LF6 equivalent, key selection criteria include low gate charge (121 nC), thermal resistance junction-to-PCB (31.3 °C/W), avalanche energy rating, and PowerFLAT™ 5x6 footprint compatibility with high-current PCB layouts.
Technical Context
This MOSFET employs ST's 6th-generation STripFET™ VI DeepGATE™ technology with optimized gate structure to minimize RDS(on) and gate charge simultaneously. Its internal schematic confirms single-die N-channel enhancement-mode operation with integrated body diode.
The device is characterized for both case-mounted (Rthj-case = 1.13 °C/W) and PCB-mounted (Rthj-pcb = 31.3 °C/W) thermal paths, supporting dual thermal design strategies. Avalanche testing per IEC 61881 confirms repetitive capability up to 10 A with EAS = 1370 mJ at Tj = 25 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 60 V - Maximum blocking voltage compatible with 48 V input systems and transient overvoltage margins. |
| RDS(on) typ. | 3.3 mΩ at VGS = 10 V, ID = 11 A - Enables <1 W conduction loss at 25 A, critical for high-efficiency 12–48 V buck converters. |
| Qg | 121 nC - Low total gate charge reduces drive power and enables fast switching with standard gate drivers. |
| EAS | 1370 mJ - High unclamped inductive switching robustness supports reliable operation in hard-switched topologies without snubbers. |
| ID cont. (Tpcb) | 25 A at Tpcb = 25 °C - Specifies usable current under real-world PCB thermal conditions, not ideal heatsink assumptions. |
| Ciss | 6600 pF - Input capacitance impacts gate drive loop stability and turn-on timing in high-frequency (>500 kHz) SMPS designs. |
| Tj max | 175 °C - Junction temperature limit enabling operation in industrial ambient environments up to 105 °C with proper layout. |
Pinout & Package
STL100N6LF6 uses the PowerFLAT™ 5x6 surface-mount package (JEDEC MO-263 variant), with exposed drain pad for thermal and electrical connection. The package features 8 terminals: four parallel drain pins, one gate pin, and three parallel source pins - optimized for low-inductance, high-current routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| D (pins 5, 6, 7, 8) | Drain | High-side switching node; all four pins electrically connected to die drain and exposed copper pad for thermal dissipation. |
| G (pin 4) | Gate | Control terminal requiring ≤±20 V bias; low input capacitance (Ciss = 6600 pF) eases driver selection. |
| S (pins 1, 2, 3) | Source | Power return path; three parallel pins reduce bond-wire inductance and improve current sharing in high-di/dt applications. |
Key Features
| Feature | Design Value |
|---|---|
| Low gate charge | Qg = 121 nC - Reduces gate drive losses and enables use of cost-effective 1-A peak drivers in 300–1000 kHz converters. |
| Very low on-resistance | RDS(on) = 3.3 mΩ typ. - Delivers >96% efficiency at 25 A/12 V output in synchronous buck stages with minimal heatsinking. |
| High avalanche ruggedness | EAS = 1370 mJ - Eliminates need for external clamping circuits in flyback or LLC resonant converter primary switches. |
| Optimized for PCB thermal transfer | Rthj-pcb = 31.3 °C/W - Achievable with 1 in² 2 oz Cu pad; enables compact, fanless 100–200 W power modules. |
Applications
| Telecom DC-DC Converters | Industrial Motor Drives |
|---|---|
|
Use Scenario: Primary-side switch in isolated 48 V input / 12 V output half-bridge DC-DC converters for base station power units. IC Role / Device Role / Timing Role: High-side power switch operating at 300–500 kHz with synchronous rectification on secondary side. Use Value: 3.3 mΩ RDS(on) limits conduction loss to <2.1 W at 25 A, enabling >95% full-load efficiency without forced air cooling. |
Use Scenario: Half-bridge leg in 24–48 V BLDC motor controllers for automated guided vehicles (AGVs). IC Role / Device Role / Timing Role: Low-side switching element in 3-phase inverter stage, commutated at 10–20 kHz with PWM dead-time control. Use Value: 121 nC Qg allows clean 100 ns rise/fall times using TC4427 drivers, minimizing switching loss during high-torque acceleration phases. |
| Server VRMs | LED Driver Power Stages |
|
Use Scenario: High-current phase-leg MOSFET in multiphase buck VRM supplying CPU core voltage (0.8–1.2 V @ up to 200 A). IC Role / Device Role / Timing Role: Synchronous rectifier in interleaved 600 kHz buck stage, driven by dedicated gate controller. Use Value: Parallel source pins (S1–S3) and drain pads reduce parasitic inductance, suppressing voltage spikes during 500 A/μs di/dt transients. |
Use Scenario: Buck converter switch in constant-current LED drivers for street lighting (36–72 V input, 3–5 A output). IC Role / Device Role / Timing Role: Main power switch modulated at 200 kHz to regulate LED string current with ±1% accuracy. Use Value: 1370 mJ EAS withstands inductive kickback from long LED strings during fault shutdown, preventing catastrophic failure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel 60 V Power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Infineon IPP040N06N | RDS(on) = 3.7 mΩ (typ.), Qg = 110 nC, same PowerSO-10 package footprint but different pinout (G/S/D vs D/G/S). | Lower gate charge improves switching efficiency above 1 MHz, but higher RDS(on) increases conduction loss at >20 A. | Select when operating >800 kHz with tight gate drive power budget; verify PCB layout compatibility due to reversed pin order. |
| Vishay SiHL100N60E | RDS(on) = 4.0 mΩ (typ.), Qg = 135 nC, TO-220FP package with insulated tab (Rthj-case = 1.5 °C/W). | Higher thermal resistance requires heatsink; larger footprint limits board density but simplifies thermal management. | Select for prototyping or low-volume industrial drives where mechanical mounting and heatsink integration outweigh size constraints. |
Compared with STL100N6LF6, IPP040N06N trades marginally higher conduction loss for better high-frequency switching, while SiHL100N60E sacrifices board space and layout complexity for simplified thermal design and mechanical robustness.
Availability
STL100N6LF6 is available at Aetrix Electronics and suitable for telecom DC-DC converters, industrial motor drives, and server VRMs requiring stable component supply across multi-year production cycles.
Supply support for STL100N6LF6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power devices, sensors, and analog ICs for industrial, automotive, and consumer markets.
This device belongs to ST's STripFET™ VI Power MOSFET product line, engineered specifically for high-efficiency, high-current switching in space-constrained power conversion systems operating up to 175 °C junction temperature.
FAQ
What is the maximum safe operating frequency for STL100N6LF6 in a hard-switched buck converter?
Based on measured switching times (td(on) = 20 ns, tf = 22 ns) and gate charge (121 nC), STL100N6LF6 supports reliable operation up to 1 MHz in well-designed buck converters with optimized gate drive and layout. Above 750 kHz, attention to PCB parasitics and gate resistor selection becomes critical to avoid shoot-through and oscillation.
Can STL100N6LF6 be used in linear mode (as a pass transistor)?
No - STL100N6LF6 is not characterized or rated for linear-mode operation. Its Safe Operating Area (SOA) curve shows limited DC capability (≤10 A at VDS = 10 V), and the device lacks SOA derating data for extended linear use. It is intended strictly for switched-mode applications with defined duty cycle and thermal management.
Is the PowerFLAT™ 5x6 package lead-free and RoHS-compliant?
Yes - STL100N6LF6 is manufactured in ST's ECOPACK®2-compliant PowerFLAT™ 5x6 package, meeting RoHS Directive 2011/65/EU and JEDEC J-STD-020 moisture sensitivity level MSL3. The package uses lead-free solderable terminations and halogen-free molding compound.
Does the body diode recovery performance support synchronous rectification?
Yes - with trr = 34 ns and Qrr = 44 nC at Tj = 150 °C, the intrinsic body diode enables efficient synchronous rectification in buck and flyback topologies up to 500 kHz. However, external Schottky diodes are recommended for ultra-low forward drop where reverse recovery noise must be minimized.
STL100N6LF6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- DeepGATE™, STripFET™ VI
- Package/Case:
- 8-PowerVDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 60 V
- Current - Continuous Drain (Id) @ 25°C:
- 100A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 4.5V, 10V
- Rds On (Max) @ Id, Vgs:
- 4.5mOhm @ 11A, 10V
- Vgs(th) (Max) @ Id:
- 2.5V @ 250µA
- Gate Charge (Qg) (Max) @ Vgs:
- 130 nC @ 10 V
- Vgs (Max):
- ±20V
- Input Capacitance (Ciss) (Max) @ Vds:
- 8900 pF @ 25 V
- FET Feature:
- -
- Power Dissipation (Max):
- 4.8W (Tc)
- Operating Temperature:
- -55°C ~ 175°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PowerFlat™ (5x6)
STL100N6LF6 FAQ
1.How can I place an order for STL100N6LF6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STL100N6LF6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STL100N6LF6 reliable?
The price and inventory of STL100N6LF6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STL100N6LF6 is usually 5 days.
3.What payment methods are accepted for STL100N6LF6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STL100N6LF6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STL100N6LF6?
STL100N6LF6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STL100N6LF6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STL100N6LF6?
For technical support, including STL100N6LF6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STL100N6LF6 requirements.
6.How does Aetrix verify that STL100N6LF6 is sourced from the original manufacturer or authorized distributors?
All STL100N6LF6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STL100N6LF6 meets industry standards.
7.What is the process for return or replacement of STL100N6LF6?
All STL100N6LF6 units undergo pre-shipment inspection (PSI). If there is an issue with STL100N6LF6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STL100N6LF6 part is unused and in its original packaging.
Return procedure for STL100N6LF6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STL100N6LF6 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

