STMicroelectronics STL40N75LF3
- Part No.:
- STL40N75LF3
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- 8-PowerVDFN
- Datasheet:
-
STL40N75LF3.pdf
- Description:
- MOSFET N-CH 75V 40A POWERFLAT
- Quantity:
- Payment:

- Shipping:

Inventory:7,135
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STL40N75LF3 from STMicroelectronics is an N-channel enhancement-mode Power MOSFET using STripFET™ III technology, rated for 75 V drain-source voltage, 16 mΩ typical RDS(on) at VGS = 10 V and 20 A, and 10 A continuous current at PCB temperature of 25 °C. It operates in switching power stages of DC-DC converters, motor drivers, and load switches where low conduction loss and fast switching are critical.
For engineers reviewing the STL40N75LF3 datasheet, STL40N75LF3 pinout, STL40N75LF3 application, or STL40N75LF3 equivalent, key selection criteria include its 12 nC total gate charge, 1300 pF input capacitance, 35 ns reverse recovery time, and PowerFLAT™ 5x6 thermal performance with Rthj-pcb = 31.3 °C/W on FR-4.
Technical Context
This MOSFET employs ST's STripFET™ III process to simultaneously minimize RDS(on) and gate charge-achieving 16 mΩ typ. at 10 V drive while maintaining low Qg (12 nC) and Qgd (5.3 nC). Its low 1 V gate threshold enables robust turn-on with 3.3 V or 5 V logic-level gate drivers.
The device integrates a fast-recovery body diode (trr = 35 ns, Qrr = 44 nC) and supports unclamped inductive switching up to 160 A pulsed current. Thermal design leverages the exposed thermal pad of the PowerFLAT™ 5x6 package for direct PCB heat transfer.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 75 V - Maximum blocking voltage in high-side or half-bridge configurations without avalanche derating. |
| RDS(on) typ. | 16 mΩ @ VGS = 10 V, ID = 20 A - Enables <1.6 W conduction loss at 10 A continuous, reducing heatsink requirements. |
| Qg | 12 nC - Low gate drive energy supports >500 kHz PWM operation with minimal driver power dissipation. |
| trr | 35 ns - Fast body diode recovery minimizes shoot-through risk and switching loss in synchronous rectification. |
| Rthj-pcb | 31.3 °C/W - Thermal resistance to PCB enables 4 W power dissipation on standard 1-inch² 2 oz Cu FR-4 board. |
| ID cont. (Tpcb = 25 °C) | 10 A - Rated current under real-world PCB-mount thermal conditions, not case-only assumptions. |
| VGS(th) | 1 V min - Ensures reliable turn-on with 3.3 V microcontroller GPIOs without level-shifting circuitry. |
Pinout & Package
STL40N75LF3 uses the PowerFLAT™ 5x6 (Type C-B) surface-mount package with an exposed thermal pad on the bottom side for enhanced PCB heat sinking. The package measures 5.0 × 6.0 mm with 0.83 mm nominal height and features three terminals: Source (pins 1–3), Gate (pin 4), and Drain (exposed pad).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1, 2, 3 (Source) | Source connection (common return path) | Three parallel source pins reduce bond wire inductance and improve current sharing in high-di/dt switching. |
| Pin 4 (Gate) | Control terminal for channel modulation | Single gate input with low 3.5 Ω gate resistance enables stable gate drive and dV/dt immunity. |
| Exposed Pad (Drain) | Drain connection and primary thermal path | Electrically connected to drain; must be soldered to large copper pour for both electrical and thermal integrity. |
Key Features
| Feature | Design Value |
|---|---|
| STripFET™ III process integration | Simultaneous optimization of RDS(on) and Qg yields superior figure-of-merit (RDS(on) × Qg = 192 mΩ·nC). |
| Logic-level gate threshold | VGS(th) = 1 V min ensures full enhancement with 3.3 V MCU outputs, eliminating external level shifters. |
| Low reverse recovery charge | Qrr = 44 nC at 100 A/µs di/dt reduces snubber losses and EMI in hard-switched topologies. |
| PowerFLAT™ 5x6 thermal design | Rthj-pcb = 31.3 °C/W allows 4 W dissipation on standard PCBs-no heatsink required for ≤10 A DC loads. |
| High pulsed current capability | IDM = 160 A (single pulse) supports short-circuit robustness in motor phase-leg and e-fuse applications. |
Applications
| DC-DC Synchronous Buck Converter | Brushed DC Motor Driver (H-Bridge) |
|---|---|
Use Scenario: High-efficiency 12 V to 3.3 V/5 V point-of-load conversion in industrial PLCs and telecom power supplies. IC Role / Device Role / Timing Role: Low-side synchronous rectifier MOSFET operating at 300–600 kHz with 100 ns dead-time control. Use Value: 16 mΩ RDS(on) cuts conduction loss by 40% vs. comparable 25 mΩ devices, improving full-load efficiency by ≥1.2%. |
Use Scenario: Bidirectional 24 V brushed motor control in automated gate actuators and HVAC dampers. IC Role / Device Role / Timing Role: Half-bridge low-side switch with integrated body diode conducting freewheeling current during PWM off-time. Use Value: 35 ns trr and 44 nC Qrr suppress voltage spikes during commutation, eliminating need for external flyback diodes. |
| Hot-Swap / Load Switch | LED Driver (Constant Current) |
Use Scenario: Inrush-limited 48 V backplane power distribution in network equipment and server racks. IC Role / Device Role / Timing Role: Main pass transistor controlled via linear or PWM gate bias to limit surge current during plug-in events. Use Value: 1 V VGS(th) enables precise gate voltage ramping with simple op-amp circuits, achieving <50 µs inrush rise time control. |
Use Scenario: Constant-current dimmable LED string driver in architectural lighting and signage systems. IC Role / Device Role / Timing Role: High-side current-sense FET in analog current-regulation loop with 100 kHz PWM dimming. Use Value: 12 nC Qg permits clean 100 kHz PWM edges without gate ringing, preserving dimming linearity and minimizing EMI. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IRL3803PbF | RDS(on) = 12 mΩ @ 10 V but Qg = 22 nC; TO-220 package with higher Rthj-amb (62 °C/W). | Requires heatsink above 3 A; unsuitable for space-constrained layouts. | Select when lowest RDS(on) dominates and thermal mass is available; avoid for compact PowerFLAT™ designs. |
| STL100N75F7 | RDS(on) = 5.5 mΩ @ 10 V but Qg = 45 nC; same PowerFLAT™ 5x6 footprint. | Higher gate drive loss limits practical frequency to ≤200 kHz; greater PCB copper area needed for thermal management. | Select when ultra-low conduction loss is mandatory and switching frequency is ≤200 kHz; verify gate driver peak current capability. |
Compared with IRL3803PbF and STL100N75F7, STL40N75LF3 delivers optimal balance of low RDS(on), low Qg, and compact thermal packaging-making it ideal for 300–600 kHz DC-DC and motor drives where board area and driver efficiency are constrained.
Availability
STL40N75LF3 is available at Aetrix Electronics and suitable for DC-DC converters, brushed motor drivers, hot-swap controllers, and LED constant-current drivers requiring stable component supply across industrial production cycles.
Supply support for STL40N75LF3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs and discrete power devices for industrial, automotive, and consumer markets.
This device belongs to ST's STripFET™ Power MOSFET product line, engineered specifically for high-efficiency switching power conversion-emphasizing low RDS(on), fast switching, and robust thermal performance in compact packages.
FAQ
What is the maximum continuous drain current for STL40N75LF3 under real PCB mounting conditions?
The datasheet specifies 10 A continuous drain current (ID) at Tpcb = 25 °C on a 1-inch² FR-4 board with 2 oz copper. This rating reflects actual board-level thermal performance-not case temperature-and drops to 6 A at Tpcb = 100 °C. Derating curves in Figure 2 confirm safe operation up to 175 °C junction temperature.
Can STL40N75LF3 be driven directly by a 3.3 V microcontroller GPIO?
Yes. With a minimum gate threshold voltage (VGS(th)) of 1 V and typical RDS(on) fully achieved at VGS = 5 V, the device turns on strongly with 3.3 V logic. Measured RDS(on) at VGS = 5 V is 18.7 mΩ (max), ensuring adequate conduction margin without external level shifting.
Does STL40N75LF3 include an integrated body diode, and what are its recovery characteristics?
Yes-it features a monolithic source-drain body diode optimized for fast recovery: trr = 35 ns and Qrr = 44 nC at di/dt = 100 A/µs and Tj = 25 °C. These values are measured per Figure 15 test circuit and enable reliable synchronous rectification without external Schottky diodes in buck converters.
What is the recommended PCB footprint and thermal pad layout for PowerFLAT™ 5x6?
Per Figure 21, the recommended footprint uses a 4.20 × 3.48 mm thermal pad centered under the exposed drain, with 0.40 mm wide solder mask openings on all sides. Eight 0.35 mm thermal vias (filled or capped) should connect the pad to inner-layer ground planes to achieve Rthj-pcb ≤ 31.3 °C/W as specified.
STL40N75LF3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- STripFET™ III
- Package/Case:
- 8-PowerVDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 75 V
- Current - Continuous Drain (Id) @ 25°C:
- 40A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 5V, 10V
- Rds On (Max) @ Id, Vgs:
- 19mOhm @ 20A, 10V
- Vgs(th) (Max) @ Id:
- 1V @ 250µA
- Gate Charge (Qg) (Max) @ Vgs:
- 12 nC @ 5 V
- Vgs (Max):
- +20V, -16V
- Input Capacitance (Ciss) (Max) @ Vds:
- 1300 pF @ 25 V
- FET Feature:
- -
- Power Dissipation (Max):
- 75W (Tc)
- Operating Temperature:
- -55°C ~ 175°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PowerFlat™ (5x6)
STL40N75LF3 FAQ
1.How can I place an order for STL40N75LF3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STL40N75LF3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STL40N75LF3 reliable?
The price and inventory of STL40N75LF3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STL40N75LF3 is usually 5 days.
3.What payment methods are accepted for STL40N75LF3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STL40N75LF3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STL40N75LF3?
STL40N75LF3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STL40N75LF3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STL40N75LF3?
For technical support, including STL40N75LF3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STL40N75LF3 requirements.
6.How does Aetrix verify that STL40N75LF3 is sourced from the original manufacturer or authorized distributors?
All STL40N75LF3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STL40N75LF3 meets industry standards.
7.What is the process for return or replacement of STL40N75LF3?
All STL40N75LF3 units undergo pre-shipment inspection (PSI). If there is an issue with STL40N75LF3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STL40N75LF3 part is unused and in its original packaging.
Return procedure for STL40N75LF3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STL40N75LF3 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

