Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > FETs, MOSFETs > FET, MOSFET Arrays

STMicroelectronics STL7DN6LF3

Name: STL7DN6LF3
Brand: STMicroelectronics
SKU: STL7DN6LF3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STL7DN6LF3

Manufacturer:: STMicroelectronics

Category:: FET, MOSFET Arrays

Package:: 8-PowerVDFN

Datasheet:: STL7DN6LF3.pdf

Description:: MOSFET 2N-CH 60V 20A POWERFLAT

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:14,488

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STL7DN6LF3 from STMicroelectronics is an automotive-grade dual N-channel 60 V Power MOSFET in PowerFLAT™ 5x6 double island package, featuring 35 mΩ typ. R_DS(on) at V_GS = 10 V, 6.5 A continuous drain current (T_pcb = 25 °C), and AEC-Q101 qualification for under-hood switching applications including motor control and DC-DC converters.

For engineers reviewing the STL7DN6LF3 datasheet, STL7DN6LF3 pinout, STL7DN6LF3 application, or STL7DN6LF3 equivalent, key selection criteria include logic-level gate drive compatibility (V_GS(th) = 1–2.5 V), wettable flank package for automated optical inspection, 175 °C junction temperature rating, and 100% unclamped inductive avalanche ruggedness (E_AS = 190 mJ).

Technical Context

This dual N-channel MOSFET integrates two identical silicon dice in a single PowerFLAT™ 5x6 double island thermally enhanced package, enabling independent high-side/low-side switching or parallel operation. Its STripFET™ F3 process delivers low gate charge (Q_g = 8.7 nC typ.) and optimized capacitance profile (C_iss = 432 pF, C_rss = 10.5 pF) for fast, low-loss switching up to 100 kHz.

The device supports logic-level drive with V_GS(th) as low as 1 V, ensuring full enhancement with 3.3 V or 5 V microcontroller outputs. Thermal design is enabled by R_thj-case = 2.9 °C/W and R_thj-pcb = 35 °C/W (FR-4, 1 in², 2 oz Cu), supporting high-power density layouts in space-constrained automotive modules.

Key Specifications

Parameter	Value and Actual Design Meaning
V_DS	60 V - Supports 48 V automotive systems with 20 % margin against load dump transients.
R_DS(on) max	43 mΩ @ V_GS = 10 V - Limits conduction loss to ≤2.8 W at 6.5 A continuous current.
I_D cont (T_pcb = 25 °C)	6.5 A - Rated for sustained operation on standard PCBs without heatsink.
Q_g	8.7 nC typ. - Enables efficient 100 kHz PWM switching with <1 µs total transition time.
T_J max	175 °C - Qualified for engine bay environments per AEC-Q101 Grade 0.
E_AS	190 mJ - Withstands unclamped inductive turn-off events without failure (V_DD = 25 V, I_D = 8 A).
V_GS(th)	1–2.5 V - Ensures reliable turn-on with 3.3 V GPIO or automotive logic drivers.

Pinout & Package

STL7DN6LF3 uses the PowerFLAT™ 5x6 double island package (wettable flank variant), measuring 5.2 × 6.2 mm with 0.8 mm height. The dual-die layout features two electrically isolated source-drain-gate structures sharing a common thermal pad.

Pin/Terminal	Circuit Role	Design Meaning
1, 2, 3, 4 (Top side)	Source 1 / Drain 1 / Gate 1 / Source 2	Pins 1–4 correspond to first MOSFET: S1–D1–G1–S2; enables independent control of two channels.
5, 6, 7, 8 (Bottom side)	Drain 2 / Gate 2 / Thermal Pad / NC	Pins 5–6 are D2/G2; Pin 7 is exposed thermal pad (connected to both sources); Pin 8 not connected.

Key Features

Feature	Design Value
AEC-Q101 qualified	Validated for automotive use across -55 °C to +175 °C, including temperature cycling and HTRB.
Wettable flank leads	Enables automated solder joint inspection (AOI) on bottom-side pins for high-reliability assembly.
100% avalanche rated	Guaranteed energy handling (E_AS = 190 mJ) eliminates need for external snubbers in inductive loads.
Logic-level gate threshold	V_GS(th) down to 1 V ensures full enhancement with 3.3 V MCUs, reducing gate driver complexity.
Low Q_gd/Q_gs ratio	Q_gd = Q_gs = 1.9 nC - Minimizes Miller effect, improving noise immunity during high-dv/dt switching.

Applications

Automotive Body Control Module (BCM)

48 V Mild Hybrid DC-DC Converter

Use Scenario: Driving solenoids, relays, and LED arrays in door modules and lighting control units.

IC Role / Device Role / Timing Role: Dual-channel power switch providing independent high-side and low-side control with fast turn-on (<17 ns total delay+rise).

Use Value: Eliminates need for discrete level shifters or dedicated high-side drivers due to logic-level V_GS(th) and integrated dual topology.

Use Scenario: Synchronous rectification in bidirectional buck-boost stages converting 48 V to 12 V/14 V.

IC Role / Device Role / Timing Role: Low-side switch in synchronous rectifier pair, leveraging low R_DS(on) (35 mΩ typ.) and fast fall time (5.4 ns).

Use Value: Reduces conduction loss by 35 % vs. comparable 60 V MOSFETs, improving converter efficiency above 95 % at 5 A output.

Electric Power Steering (EPS) Motor Driver

Automotive HVAC Blower Control

Use Scenario: Half-bridge leg in three-phase inverter driving 12 V brushed or BLDC assist motors.

IC Role / Device Role / Timing Role: High-current switching element with 26 A pulsed capability (I_DM) and robust avalanche performance.

Use Value: Survives fault conditions (e.g., phase-to-phase short) without desaturation protection circuitry, simplifying gate driver design.

Use Scenario: PWM-controlled fan speed regulation in climate control systems.

IC Role / Device Role / Timing Role: Low-side switch modulating motor current at 20–25 kHz to eliminate audible noise.

Use Value: Low Q_g (8.7 nC) and fast switching (t_d(off) = 32.4 ns) minimize switching losses at high PWM frequencies.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual N-channel 60 V power switching applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Infineon BSC020N06NS3	Single-channel, 2.0 mΩ R_DS(on), no wettable flanks, TO-263 package	Requires two devices and larger board area; lacks AEC-Q101 grade 0 rating	Preferred only when ultra-low R_DS(on) justifies added cost and footprint.
ON Semiconductor NTMFS5C675NL	Dual-channel, 5.2 mΩ R_DS(on), Power56 package, no AEC-Q101 certification	Higher conduction loss at 6.5 A; unsuitable for under-hood deployment without derating	Acceptable for cabin-mounted non-safety-critical loads where temperature range is limited.

Compared with BSC020N06NS3 and NTMFS5C675NL, STL7DN6LF3 uniquely combines dual-channel integration, AEC-Q101 Grade 0 qualification, wettable flank inspection capability, and balanced 35 mΩ/8.7 nC performance-making it optimal for space- and reliability-constrained automotive power stages.

Availability

STL7DN6LF3 is available at Aetrix Electronics and suitable for automotive body control modules, 48 V mild hybrid converters, and electric power steering systems requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for STL7DN6LF3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensor solutions for automotive, industrial, and consumer markets.

The STL7DN6LF3 belongs to ST's STripFET™ F3 automotive power MOSFET product line, engineered specifically for high-reliability, high-efficiency switching in engine compartment and chassis applications where thermal robustness and AEC-Q101 compliance are mandatory.

FAQ

What is the maximum continuous drain current for STL7DN6LF3 at 100 °C PCB temperature?

At T_pcb = 100 °C, the STL7DN6LF3 supports 4.6 A continuous drain current per channel, as specified in Table 2 of the datasheet. This rating accounts for thermal resistance to PCB (R_thj-pcb = 35 °C/W) and assumes a 1 in² FR-4 board with 2 oz copper. Derating is linear between 25 °C and 100 °C.

Does STL7DN6LF3 support gate drive from a 3.3 V microcontroller?

Yes. With a gate threshold voltage range of 1–2.5 V and guaranteed turn-on at V_GS = 4.5 V (R_DS(on) ≤ 60 mΩ), the STL7DN6LF3 fully enhances using standard 3.3 V GPIO outputs. Its low Q_g (8.7 nC) further ensures minimal gate drive power requirement.

How is the thermal pad (Pin 7) intended to be connected on the PCB?

Pin 7 is the exposed thermal pad, internally connected to both source terminals. It must be soldered to a large copper pour tied to the system ground plane. Minimum recommended footprint matches Figure 20: 3.5 × 3.7 mm with thermal vias (≥6×0.3 mm) to inner ground layers for optimal R_thj-pcb performance.

Is STL7DN6LF3 pin-compatible with other PowerFLAT™ 5x6 dual MOSFETs?

No. STL7DN6LF3 has a unique 8-pin dual-island configuration (S1-D1-G1-S2/D2-G2-Thermal-NC). It is not pin-compatible with single-channel PowerFLAT™ 5x6 devices (e.g., STL220N6LF3) or alternate dual variants like STP7DN6L. Layout must follow Figure 18 or 19 exactly.

STL7DN6LF3 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: STripFET™ III

Package/Case:: 8-PowerVDFN

Packaging:: Tape & Reel (TR)

Product Status:: Active

Technology:: MOSFET (Metal Oxide)

Configuration:: 2 N-Channel (Dual)

FET Feature:: Logic Level Gate

Drain to Source Voltage (Vdss):: 60V

Current - Continuous Drain (Id) @ 25°C:: 20A

Rds On (Max) @ Id, Vgs:: 43mOhm @ 3A, 10V

Vgs(th) (Max) @ Id:: 3V @ 250µA

Gate Charge (Qg) (Max) @ Vgs:: 8.8nC @ 10V

Input Capacitance (Ciss) (Max) @ Vds:: 432pF @ 25V

Power - Max:: 52W

Operating Temperature:: -55°C ~ 175°C (TJ)

Grade:: Automotive

Qualification:: AEC-Q101

Mounting Type:: Surface Mount

Supplier Device Package:: PowerFlat™ (5x6)

STL7DN6LF3 FAQ

1.How can I place an order for STL7DN6LF3 through Aetrix?

Please submit a Request for Quotation (RFQ) for STL7DN6LF3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STL7DN6LF3 reliable?

The price and inventory of STL7DN6LF3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STL7DN6LF3 is usually 5 days.

3.What payment methods are accepted for STL7DN6LF3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STL7DN6LF3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STL7DN6LF3?

STL7DN6LF3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STL7DN6LF3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STL7DN6LF3?

For technical support, including STL7DN6LF3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STL7DN6LF3 requirements.

6.How does Aetrix verify that STL7DN6LF3 is sourced from the original manufacturer or authorized distributors?

All STL7DN6LF3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STL7DN6LF3 meets industry standards.

7.What is the process for return or replacement of STL7DN6LF3?

All STL7DN6LF3 units undergo pre-shipment inspection (PSI). If there is an issue with STL7DN6LF3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STL7DN6LF3 part is unused and in its original packaging.

Return procedure for STL7DN6LF3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…