STMicroelectronics STP10N95K5
- Part No.:
- STP10N95K5
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- TO-220-3
- Datasheet:
-
STP10N95K5.pdf
- Description:
- MOSFET N-CH 950V 8A TO220
- Quantity:
- Payment:

- Shipping:

Inventory:979
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STP10N95K5 from STMicroelectronics is a high-voltage N-channel Power MOSFET based on MDmesh K5 technology, rated for 950 V drain-source breakdown voltage, 650 mΩ typical RDS(on) at VGS = 10 V and ID = 4 A, and 8 A continuous drain current at TC = 25 °C. It delivers ultra-low gate charge (22 nC) and is 100% avalanche tested for ruggedness in offline switch-mode power supplies.
For engineers reviewing the STP10N95K5 datasheet, STP10N95K5 pinout, STP10N95K5 application, or STP10N95K5 equivalent, key selection criteria include its 950 V rating, 22 nC total gate charge, 130 W power dissipation (TO-220), Zener-protected gate, and dv/dt ruggedness of 50 V/ns - critical for high-reliability flyback and resonant converters.
Technical Context
This device employs ST's proprietary vertical MDmesh K5 structure to minimize conduction and switching losses simultaneously. Its 650 mΩ typ. RDS(on) and 22 nC Qg enable high power density in compact 950 V topologies, while the integrated Zener-protected gate ensures robust ESD immunity up to ±30 V.
The MOSFET features 122 mJ single-pulse avalanche energy (EAS) at TJ = 25 °C and 50 V/ns MOSFET dv/dt ruggedness under VDD ≤ 760 V, supporting reliable unclamped inductive switching in PFC and LLC half-bridge stages without external snubbers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V(BR)DSS | 950 V - Withstands full mains rectified voltage in universal-input 85–265 VAC systems with margin. |
| RDS(on) max | 800 mΩ - Limits conduction loss to ≤25.6 W at 8 A DC, enabling thermally constrained TO-220 layouts. |
| Qg | 22 nC - Reduces gate drive power and enables use of low-current drivers like STGAP2SICSN in SiC-compatible gate circuits. |
| EAS | 122 mJ - Sustains repetitive unclamped inductive switching events in hard-switched PFC without failure. |
| dv/dt ruggedness | 50 V/ns - Prevents spurious turn-on during fast voltage transients in high-side configurations. |
| TJ range | −55 to 150 °C - Supports operation in sealed industrial enclosures with ambient up to 85 °C and high thermal stress. |
| ID (TC = 100 °C) | 5 A - Defines usable current derating for sustained operation in convection-cooled TO-220 heatsink designs. |
Pinout & Package
STP10N95K5 uses the TO-220 package with isolated tab (non-insulated). The metal tab is electrically connected to the drain terminal and serves as the primary thermal path to the heatsink.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Left) | Gate (G) | High-impedance control input; requires <10 Ω series resistance to damp ringing due to 6.5 Ω gate resistance and 630 pF Ciss. |
| 2 (Middle) | Drain (D) | Main high-voltage power terminal; connected to TO-220 tab - must be isolated from heatsink unless system ground reference permits. |
| 3 (Right) | Source (S) | Power return path; referenced to driver ground; carries full load current and reverse diode recovery charge (Qrr = 5.2 µC). |
Key Features
| Feature | Design Value |
|---|---|
| MDmesh K5 vertical structure | Reduces RDS(on) × Qg FoM by >40% vs. prior K3 generation, improving efficiency in 65–100 kHz SMPS. |
| Zener-protected gate | Integrated 30 V bidirectional clamp eliminates need for external gate protection in cost-sensitive AC-DC adapters. |
| 100% avalanche tested | Each unit validated for single-pulse EAS ≥ 122 mJ - guarantees ruggedness in no-snubber PFC designs. |
| Ultra-low Coss (50 pF) | Minimizes turn-off loss and improves light-load efficiency in QR flyback controllers operating above 100 kHz. |
| Low Qgd/Qgs ratio (3:1) | Enables clean Miller plateau transition and stable hard-switching behavior up to 500 V bus voltages. |
Applications
| Industrial Flyback Converter | Server PSU PFC Stage |
|---|---|
Use Scenario: 150 W universal-input flyback converter for PLC I/O modules with 24 V/6 A output. IC Role / Device Role / Timing Role: Primary-side high-voltage switch operating in quasi-resonant mode at 65–110 kHz. Use Value: 950 V rating accommodates 385 VDC bulk voltage with 20% margin; 22 nC Qg allows direct drive from UC3845B without buffer stage. |
Use Scenario: Boost PFC front-end in 1 kW server power supply with 385 VDC output. IC Role / Device Role / Timing Role: Switching element in continuous conduction mode (CCM) boost converter running at 65 kHz. Use Value: 650 mΩ RDS(on) limits conduction loss to 21 W at 8 A peak, reducing heatsink size by 35% vs. 1.2 Ω alternatives. |
| LED Driver for High-Bay Lighting | EV Charger Auxiliary Supply |
Use Scenario: 200 W constant-current LED driver for 40-ft high-bay fixtures with 90–305 VAC input. IC Role / Device Role / Timing Role: Main switch in active-clamp forward topology operating at 125 kHz. Use Value: 50 V/ns dv/dt ruggedness prevents false triggering during 1.2 kV surge events per IEC 61000-4-5 Level 4. |
Use Scenario: 30 W auxiliary power supply in 11 kW AC EV charger, powering MCU, gate drivers, and sensors. IC Role / Device Role / Timing Role: Primary switch in offline flyback supplying +15 V, +5 V, and +3.3 V rails. Use Value: 122 mJ EAS withstands repeated line-dip recovery transients without derating, eliminating need for redundant devices. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage N-channel MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STW10N95K5 | Same die, TO-247 package; RthJC = 0.96 °C/W vs. 4.2 °C/W for STP10N95K5. | Supports >15 A continuous current with forced-air cooling; unsuitable for space-constrained TO-220 footprints. | Select when thermal headroom is limited and PCB area allows TO-247 mounting. |
| IPP60R190C7 | 650 V rating, 190 mΩ RDS(on), 33 nC Qg; CoolMOS™ C7 process, not avalanche-rated. | Requires external avalanche protection circuitry; lower VDS limits use to <300 VDC bus applications. | Choose only for 230 VAC-only systems where 950 V margin is unnecessary and lower RDS(on) justifies added complexity. |
Compared with STW10N95K5, STP10N95K5 trades 3.24× higher junction-to-case thermal resistance for 35% smaller footprint and lower assembly cost; versus IPP60R190C7, it provides guaranteed avalanche ruggedness and 46% higher voltage rating at the expense of 33% higher RDS(on).
Availability
STP10N95K5 is available at Aetrix Electronics and suitable for industrial power supplies, LED lighting drivers, and EV auxiliary converters requiring stable component supply across multi-year production cycles.
Supply support for STP10N95K5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for industrial, automotive, and consumer markets.
STP10N95K5 belongs to the MDmesh K5 high-voltage Power MOSFET product line, engineered specifically for high-efficiency, high-reliability offline SMPS in industrial and infrastructure applications demanding >800 V blocking capability.
FAQ
What is the maximum safe operating temperature for STP10N95K5?
The absolute maximum junction temperature is 150 °C, and the storage temperature range is −55 to 150 °C. For reliable long-term operation, ST recommends limiting steady-state TJ to ≤130 °C using thermal design that accounts for RthJC = 4.2 °C/W and PCB copper area. Derating curves in Figure 1 confirm 5 A continuous current at TC = 100 °C.
Does STP10N95K5 require a gate resistor, and what value is recommended?
Yes - a gate resistor is required to control dV/dt and suppress oscillation. ST's evaluation data (Figure 19) uses 4.7 Ω for switching time measurements. For 65 kHz operation with UC3845B drivers, 10–22 Ω is typical; values below 5 Ω risk overshoot due to 6.5 Ω intrinsic gate resistance interacting with 630 pF Ciss.
Can STP10N95K5 replace STP12NK90Z in an existing design?
No - STP12NK90Z is a 900 V, 0.63 Ω device with different gate threshold (2–4 V vs. 3–5 V), higher Qg (32 nC), and no Zener protection. While voltage rating is close, the 950 V/650 mΩ/22 nC combination and avalanche test certification make STP10N95K5 non-drop-in; layout and gate drive must be revalidated.
Is the TO-220 tab of STP10N95K5 electrically isolated?
No - the metal tab is internally connected to the drain terminal. Electrical isolation from the heatsink is mandatory unless the heatsink is floating or referenced to drain potential. ST specifies insulation withstand voltage of 2.5 kV RMS between all leads and external heatsink, confirming drain-isolation requirement in grounded-sink configurations.
STP10N95K5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- SuperMESH5™
- Package/Case:
- TO-220-3
- Packaging:
- Tube
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 950 V
- Current - Continuous Drain (Id) @ 25°C:
- 8A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 800mOhm @ 4A, 10V
- Vgs(th) (Max) @ Id:
- 5V @ 100µA
- Gate Charge (Qg) (Max) @ Vgs:
- 22 nC @ 10 V
- Vgs (Max):
- ±30V
- Input Capacitance (Ciss) (Max) @ Vds:
- 630 pF @ 100 V
- FET Feature:
- -
- Power Dissipation (Max):
- 130W (Tc)
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-220
STP10N95K5 FAQ
1.How can I place an order for STP10N95K5 through Aetrix?
Please submit a Request for Quotation (RFQ) for STP10N95K5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STP10N95K5 reliable?
The price and inventory of STP10N95K5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STP10N95K5 is usually 5 days.
3.What payment methods are accepted for STP10N95K5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STP10N95K5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STP10N95K5?
STP10N95K5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STP10N95K5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STP10N95K5?
For technical support, including STP10N95K5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STP10N95K5 requirements.
6.How does Aetrix verify that STP10N95K5 is sourced from the original manufacturer or authorized distributors?
All STP10N95K5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STP10N95K5 meets industry standards.
7.What is the process for return or replacement of STP10N95K5?
All STP10N95K5 units undergo pre-shipment inspection (PSI). If there is an issue with STP10N95K5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STP10N95K5 part is unused and in its original packaging.
Return procedure for STP10N95K5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STP10N95K5 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
