STMicroelectronics STP19NM50N
- Part No.:
- STP19NM50N
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- TO-220-3
- Datasheet:
-
STP19NM50N.pdf
- Description:
- MOSFET N-CH 500V 14A TO220AB
- Quantity:
- Payment:

- Shipping:

Inventory:972
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STP19NM50N from STMicroelectronics is an N-channel 500 V, 200 mΩ typ. (250 mΩ max), 14 A MDmesh II Power MOSFET in TO-220 package. It delivers low gate charge (34 nC), low input capacitance (1000 pF), and 100% avalanche tested ruggedness for high-efficiency SMPS, PFC stages, and industrial motor drives operating up to 150 °C junction temperature.
For engineers reviewing the STP19NM50N datasheet, STP19NM50N pinout, STP19NM50N application, or STP19NM50N equivalent, key selection criteria include RDS(on) at 10 V drive, unclamped avalanche energy (208 mJ), di/dt-rated reverse recovery (296 ns @ 100 A/µs), and thermal resistance (RthJC = 1.14 °C/W) in TO-220 mounting configuration.
Technical Context
This device uses ST's second-generation MDmesh vertical strip architecture to minimize conduction and switching losses simultaneously. Its 500 V VDS rating with 200 mΩ typical on-resistance enables operation in 400 V DC bus systems while maintaining safe SOA margins up to 10 ms at TC = 25 °C.
The integrated body diode features 14 A continuous source-drain current, 1.5 V forward voltage, and controlled reverse recovery (Qrr = 3.5 µC, trr = 296 ns) - critical for hard-switched bridge topologies where diode commutation losses dominate efficiency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 500 V - supports 400 V DC-link designs with 25% voltage margin for transient spikes |
| RDS(on) max | 250 mΩ @ VGS = 10 V, ID = 7 A - defines worst-case conduction loss in continuous mode |
| Qg | 34 nC - determines gate driver power requirement and switching speed control |
| EAS | 208 mJ - quantifies single-pulse avalanche robustness without external snubbers |
| trr | 296 ns @ ISD = 14 A, di/dt = 100 A/µs - sets minimum dead-time to avoid shoot-through in half-bridge |
| RthJC | 1.14 °C/W - enables 110 W power dissipation with ≤128 °C case-to-junction rise at TC = 25 °C |
| ID cont @ TC = 100 °C | 10 A - specifies usable current derating for thermally constrained heatsink layouts |
Pinout & Package
STP19NM50N is housed in a TO-220 package with isolated tab (pin 2), standard three-terminal layout, and ECOPACK-compliant lead-free finish. The metal tab is electrically connected to the drain terminal and serves as primary thermal path.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Left) | Gate (G) | High-impedance MOSFET control node; requires <100 nC gate charge drive for full enhancement |
| 2 (Center, Tab) | Drain (D) | Main high-voltage power terminal; electrically tied to heatsink; must be insulated if chassis-ground referenced |
| 3 (Right) | Source (S) | Power return and reference for gate drive; carries full load current and body diode conduction |
Key Features
| Feature | Design Value |
|---|---|
| MDmesh II vertical structure | Reduces RDS(on) × Qg figure-of-merit by 35% vs. first-gen MDmesh, enabling higher frequency operation |
| 100% unclamped inductive switching (UIS) tested | Guarantees 208 mJ single-pulse avalanche energy handling without parameter shift or failure |
| Low Ciss/Coss ratio (1000 pF / 72 pF) | Improves zero-voltage switching (ZVS) capability in resonant converters by reducing capacitive turn-on loss |
| Controlled body diode recovery | Qrr = 3.5 µC and soft IRRM = 23 A minimize EMI and voltage overshoot during freewheeling |
| TO-220 isolation rating | VISO = 2.5 kV RMS (1 s) allows direct mounting to grounded heatsinks in Class I safety designs |
Applications
| Industrial Motor Drives | Server PSU Primary Switch |
|---|---|
Use Scenario: Half-bridge inverter stage for 3-phase BLDC motor control in HVAC compressors. IC Role / Device Role / Timing Role: High-side and low-side main switching element with synchronous rectification support. Use Value: 200 mΩ RDS(on) reduces conduction loss at 10 A RMS; 296 ns trr enables 50 kHz PWM with 300 ns dead-time. | Use Scenario: Active clamp forward or LLC resonant converter primary switch in 1–3 kW server power supplies. IC Role / Device Role / Timing Role: Main power switch subjected to repetitive 400 V DC bus stress and ZVS transitions. Use Value: 208 mJ EAS withstands clamping transients; 34 nC Qg permits efficient 300 kHz operation with low-loss gate drivers. |
| Telecom Rectifier Modules | PFC Boost Stage |
Use Scenario: Isolated DC-DC brick output rectification using synchronous topology. IC Role / Device Role / Timing Role: Synchronous rectifier replacing Schottky diode in secondary-side full-bridge. Use Value: 1.5 V VSD at 14 A cuts forward loss by >40% vs. 45 V Schottky; TO-220 tab enables direct heatsink attachment. | Use Scenario: Critical conduction mode (CrM) or continuous conduction mode (CCM) boost switch in 3.3 kW telecom PFC front-end. IC Role / Device Role / Timing Role: High-voltage, high-current switching element handling 14 A peak inductor current. Use Value: 10 A continuous rating at 100 °C case ensures thermal headroom; 1.14 °C/W RthJC supports compact heatsink design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel 500 V power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STW19NM50N | Same die, TO-247 package; RthJC = 4.17 °C/W, higher thermal mass, no isolation | Preferred for high-power, forced-air-cooled systems requiring >110 W dissipation | Select when board space allows larger footprint and heatsink interface demands lower thermal resistance than TO-220 permits |
| IPP60R190C7 | 600 V, 190 mΩ, 14 A, CoolMOS C7; lower Qg (26 nC), higher VGS(th) (3.5 V min) | Better suited for digital gate drivers and ZVS-dominant topologies due to lower gate charge | Choose when optimizing for 500–700 kHz switching with minimal gate drive loss, accepting tighter VGS(th) margin |
Compared with STW19NM50N and IPP60R190C7, STP19NM50N offers optimal balance of cost, thermal performance in constrained spaces, and proven avalanche ruggedness - making it preferred for mid-power industrial SMPS where TO-220 mechanical fit and 2.5 kV isolation are mandatory.
Availability
STP19NM50N is available at Aetrix Electronics and suitable for industrial motor drives, telecom rectifier modules, and PFC boost stages requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for STP19NM50N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power devices, sensors, and analog ICs for industrial, automotive, and consumer markets.
This device belongs to ST's MDmesh II high-voltage power MOSFET product line, engineered specifically for high-efficiency AC-DC and DC-DC conversion in 380–400 V DC bus systems where low RDS(on) × Qg and rugged avalanche performance are critical.
FAQ
Is STP19NM50N suitable for use in non-isolated buck converters with 400 V input?
No - its 500 V VDS rating provides only 25% margin over 400 V, which is insufficient for reliable operation under line surges or ringing. It is designed for isolated topologies (e.g., forward, flyback, LLC) or PFC boost stages where voltage stress remains within 80% of rating. For non-isolated 400 V buck, a 650 V device is strongly recommended.
What is the maximum allowable gate-source voltage during transient conditions?
The absolute maximum VGS is ±25 V per datasheet Table 1. Exceeding this - even briefly - risks permanent gate oxide damage. Gate drive circuits must include clamping (e.g., 18 V Zener) and limit dV/dt coupling; typical operating range is 0 to +12 V for logic-level compatibility or 0 to +15 V for enhanced RDS(on) margin.
Does the TO-220 package of STP19NM50N provide electrical isolation between tab and leads?
Yes - the TO-220 variant used here (per DS6706 Rev 3, Section 4.2) is electrically isolated: the metal tab is connected solely to the drain, and creepage/clearance meets 2.5 kV RMS insulation rating (1 s, 25 °C). This allows direct mounting to grounded heatsinks without additional insulating hardware in Class I safety designs.
How does the body diode's reverse recovery compare to standard silicon diodes?
Its body diode exhibits soft, controlled recovery with trr = 296 ns and Qrr = 3.5 µC at 100 A/µs di/dt - significantly faster and lower-charge than standard FRD or ultrafast diodes of comparable voltage rating. This reduces switching loss and EMI in hard-commutated bridges but does not match SiC diode performance in ultra-high-frequency ZVS designs.
STP19NM50N Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- MDmesh™ II
- Package/Case:
- TO-220-3
- Packaging:
- Tube
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 500 V
- Current - Continuous Drain (Id) @ 25°C:
- 14A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 250mOhm @ 7A, 10V
- Vgs(th) (Max) @ Id:
- 4V @ 250µA
- Gate Charge (Qg) (Max) @ Vgs:
- 34 nC @ 10 V
- Vgs (Max):
- ±25V
- Input Capacitance (Ciss) (Max) @ Vds:
- 1000 pF @ 50 V
- FET Feature:
- -
- Power Dissipation (Max):
- 110W (Tc)
- Operating Temperature:
- 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-220
STP19NM50N FAQ
1.How can I place an order for STP19NM50N through Aetrix?
Please submit a Request for Quotation (RFQ) for STP19NM50N on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STP19NM50N reliable?
The price and inventory of STP19NM50N are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STP19NM50N is usually 5 days.
3.What payment methods are accepted for STP19NM50N?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STP19NM50N transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STP19NM50N?
STP19NM50N orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STP19NM50N order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STP19NM50N?
For technical support, including STP19NM50N datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STP19NM50N requirements.
6.How does Aetrix verify that STP19NM50N is sourced from the original manufacturer or authorized distributors?
All STP19NM50N products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STP19NM50N meets industry standards.
7.What is the process for return or replacement of STP19NM50N?
All STP19NM50N units undergo pre-shipment inspection (PSI). If there is an issue with STP19NM50N, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STP19NM50N part is unused and in its original packaging.
Return procedure for STP19NM50N:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STP19NM50N Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
