STMicroelectronics STP20NM60A
- Part No.:
- STP20NM60A
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- TO-220-3
- Datasheet:
-
STP20NM60A.pdf
- Description:
- MOSFET N-CH 650V 20A TO220AB
- Quantity:
- Payment:

- Shipping:

Inventory:8,197
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STP20NM60A from STMicroelectronics is an N-channel 650 V, 20 A, 0.25 Ω (typ) MDmesh™MOSFET in TO-220 package, designed for high-efficiency quasi-resonant SMPS adapters and offline power supplies. It delivers low conduction loss, high dv/dt immunity (15 V/ns), and robust unclamped inductive switching capability up to 80 A pulsed drain current.
For engineers reviewing the STP20NM60A datasheet, STP20NM60A pinout, STP20NM60A application, or STP20NM60A equivalent, key selection criteria include RDS(on) at 100°C (12.6 A continuous), gate charge (45–60 nC), thermal resistance (0.65 °C/W), reverse recovery performance (trr = 432 ns @ 25°C), and SOA compliance in hard-switched topologies.
Technical Context
This MOSFET employs ST's MDmesh™ architecture-combining Multiple Drain process with PowerMESH™ horizontal layout-to achieve ultra-low RDS(on) while maintaining high voltage blocking (600 V min V(BR)DSS) and excellent avalanche ruggedness. Its strip-based cell design enables superior dynamic performance versus conventional planar superjunction devices.
The device features low input capacitance (Ciss = 1630 pF), low reverse transfer capacitance (Crss = 33 pF), and optimized gate charge distribution (Qgs = 8.2 nC, Qgd = 19 nC), enabling fast, controllable switching in resonant and soft-switching converters operating up to several hundred kHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDSS | 650 V - Supports 400 V AC mains with ≥25% margin for surge and line variation in universal-input SMPS |
| RDS(on) (typ) | 0.25 Ω @ VGS = 10 V, ID = 10 A - Enables <1.25 W conduction loss at 20 A DC, critical for thermally constrained adapters |
| ID (cont, TC = 100°C) | 12.6 A - Defines usable current in real-world heatsink-limited conditions, not just lab-rated max |
| Qg | 45–60 nC - Determines gate driver power requirement and switching speed trade-off in high-frequency designs |
| dv/dt (peak) | 15 V/ns - Ensures reliable operation under fast transient voltage stress without spurious turn-on |
| trr (25°C) | 432 ns - Quantifies body diode recovery speed, directly impacting EMI and switching loss in QR flyback |
| Rthj-case | 0.65 °C/W - Enables compact heatsinking: ~13°C rise at 20 W dissipation, essential for slim adapter form factors |
Pinout & Package
STP20NM60A uses a standard TO-220 package with 3-pin through-hole mounting. Pin 1 is Gate, Pin 2 is Drain (tab-connected), Pin 3 is Source. The metal tab is electrically connected to Drain and must be isolated from heatsink unless circuit topology permits common-drain configuration.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (G) | Gate | High-impedance control terminal; requires ≤±30 V drive; 100 nA leakage ensures stable off-state |
| Pin 2 (D) | Drain | Main high-voltage power terminal; internally bonded to metal tab; must be electrically isolated if heatsink grounded |
| Pin 3 (S) | Source | Reference node for gate drive; carries full load current; defines local ground reference for driver IC |
Key Features
| Feature | Design Value |
|---|---|
| MDmesh™ technology | Enables 0.25 Ω RDS(on) at 650 V rating-reducing conduction loss by >30% vs prior-generation superjunction MOSFETs |
| Low Crss (33 pF) | Minimizes Miller-induced turn-on risk during high dv/dt transitions, improving noise immunity in dense layouts |
| Optimized Qgd/Qgs ratio | 19 nC / 8.2 nC ≈ 2.3 - Balances switching speed and voltage overshoot in QR flyback snubberless designs |
| Robust UIS rating | Rated for unclamped inductive switching at ISD ≤ 20 A, di/dt ≤ 400 A/µs - Eliminates need for external clamping in many adapter applications |
Applications
| Adapter Power Supply | LED Driver (Offline) |
|---|---|
Use Scenario: 65 W quasi-resonant flyback adapter for laptop chargers with universal AC input (90–264 VAC). IC Role / Device Role / Timing Role: Primary-side high-voltage switch synchronizing with controller's zero-voltage switching detection. Use Value: Low RDS(on) and fast trr reduce conduction + recovery losses, enabling >90% efficiency at full load without active cooling. | Use Scenario: Constant-current LED driver for street lighting, operating from 230 VAC mains with PFC pre-regulator. IC Role / Device Role / Timing Role: Main switch in boost PFC stage handling 20 A peak inductor current at 65 kHz. Use Value: High dv/dt immunity prevents false triggering during line transients; low Coss (350 pF) minimizes capacitive switching loss at high frequency. |
| Industrial SMPS | UPS Inverter Stage |
Use Scenario: 200 W open-frame industrial power supply with wide ambient range (–25°C to +70°C). IC Role / Device Role / Timing Role: Primary switch in asymmetric half-bridge topology driving transformer primary. Use Value: 12.6 A continuous rating at 100°C case temperature ensures derating margin across full operating range without forced air. | Use Scenario: 1 kVA online UPS with bidirectional DC-link switching and battery backup mode. IC Role / Device Role / Timing Role: High-side switch in H-bridge inverter leg converting 400 V DC bus to 230 VAC output. Use Value: Avalanche-rated construction withstands inductive kickback during grid-fail transitions; SOA curve supports 80 A pulsed current for short-circuit protection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage power switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IPP60R099C6 | RDS(on) = 0.099 Ω @ 600 V; higher gate charge (71 nC); TO-220FP package | Better conduction loss but slower switching; requires larger gate driver due to higher Qg | Select when thermal headroom exists and lowest RDS(on) dominates over switching loss |
| STW20NM60ND | Same RDS(on) (0.25 Ω), but D2PAK package; improved thermal resistance (0.55 °C/W) | Higher power density possible; requires surface-mount assembly instead of through-hole | Select when board space is constrained and automated SMT assembly is available |
Compared with IPP60R099C6 and STW20NM60ND, STP20NM60A offers optimal balance of low gate charge (45–60 nC), proven quasi-resonant reliability, and TO-220 mechanical compatibility-making it preferred for cost-sensitive, volume adapter designs where layout simplicity and thermal predictability are prioritized.
Availability
STP20NM60A is available at Aetrix Electronics and suitable for offline AC-DC adapters, industrial SMPS, LED drivers, and UPS inverters requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for STP20NM60A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in power management, microcontrollers, sensors, and automotive ICs.
The MDmesh™MOSFET product line targets high-efficiency, high-reliability power conversion systems-including adapters, servers, and industrial PSUs-where low RDS(on), fast switching, and ruggedness are co-optimized.
FAQ
What is the maximum safe operating junction temperature for STP20NM60A?
The absolute maximum junction temperature is 150°C, as specified in the Thermal Data section. Continuous operation above this limit risks permanent degradation of the silicon die and bond wires. Derating curves show that at TC = 100°C, the device supports 12.6 A continuous drain current-this reflects practical thermal limits under typical heatsink conditions, not just theoretical maxima.
Can STP20NM60A be used in hard-switched forward or push-pull topologies?
Yes, but with strict adherence to the Safe Operating Area (SOA) curves provided on page 4 of the datasheet. At 300 V VDS, the device supports ≤20 A DC or ≤80 A pulsed for ≤10 µs. Layout must minimize parasitic inductance, and gate drive must ensure clean turn-off to avoid secondary breakdown during voltage/current overlap.
Is the TO-220 package electrically insulated, and how should the tab be mounted?
No-the metal tab is internally connected to the Drain terminal (Pin 2). When mounting to a heatsink, electrical isolation is mandatory unless the heatsink is floating or referenced to Drain potential. Use ST-compliant insulating pads (e.g., mica or silicone-based) and shoulder washers to prevent shorting; torque specification is 0.5–0.7 N·m per screw.
Does STP20NM60A have integrated gate protection, and what external components are recommended?
It includes intrinsic gate oxide protection rated for ±30 V VGS, but no integrated Zener clamp. An external 15–18 V Zener diode between Gate and Source is strongly recommended to suppress ringing and transient overvoltage. A low-inductance 10–100 Ω gate resistor (non-inductive type) is required to damp oscillation and control dV/dt during switching transitions.
STP20NM60A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- MDmesh™
- Package/Case:
- TO-220-3
- Packaging:
- Tube
- Product Status:
- Obsolete
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 650 V
- Current - Continuous Drain (Id) @ 25°C:
- 20A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 290mOhm @ 10A, 10V
- Vgs(th) (Max) @ Id:
- 4V @ 250µA
- Gate Charge (Qg) (Max) @ Vgs:
- 60 nC @ 10 V
- Vgs (Max):
- ±30V
- Input Capacitance (Ciss) (Max) @ Vds:
- 1630 pF @ 25 V
- FET Feature:
- -
- Power Dissipation (Max):
- 192W (Tc)
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-220
STP20NM60A FAQ
1.How can I place an order for STP20NM60A through Aetrix?
Please submit a Request for Quotation (RFQ) for STP20NM60A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STP20NM60A reliable?
The price and inventory of STP20NM60A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STP20NM60A is usually 5 days.
3.What payment methods are accepted for STP20NM60A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STP20NM60A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STP20NM60A?
STP20NM60A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STP20NM60A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STP20NM60A?
For technical support, including STP20NM60A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STP20NM60A requirements.
6.How does Aetrix verify that STP20NM60A is sourced from the original manufacturer or authorized distributors?
All STP20NM60A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STP20NM60A meets industry standards.
7.What is the process for return or replacement of STP20NM60A?
All STP20NM60A units undergo pre-shipment inspection (PSI). If there is an issue with STP20NM60A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STP20NM60A part is unused and in its original packaging.
Return procedure for STP20NM60A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STP20NM60A Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
