STMicroelectronics STP40NS15
- Part No.:
- STP40NS15
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- TO-220-3
- Datasheet:
-
STP40NS15.pdf
- Description:
- MOSFET N-CH 150V 40A TO220AB
- Quantity:
- Payment:

- Shipping:

Inventory:7,680
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STP40NS15 from STMicroelectronics is an N-channel enhancement-mode power MOSFET in TO-220 package, rated for 150 V VDSS, 40 A continuous drain current at TC = 25 °C, and 0.042 Ω typical RDS(on). It features extremely high dv/dt capability (9 V/ns), low intrinsic capacitances (Ciss = 2400 pF), and is optimized for high-current switching in isolated DC-DC converters and UPS systems.
For engineers reviewing the STP40NS15 datasheet, STP40NS15 pinout, STP40NS15 application, or STP40NS15 equivalent, key selection criteria include its 150 V breakdown voltage, 40 A thermal-limited conduction, 100 nC total gate charge, avalanche-rated operation (EAS = 500 mJ), and TO-220 mechanical compatibility with standard heatsink mounting.
Technical Context
This MOSFET employs ST's MESH OVERLAY™ process-a strip-based layout technology delivering lower RDS(on) and reduced gate charge versus conventional planar structures. Its 0.044–0.052 Ω RDS(on) at VGS = 10 V enables efficient conduction in primary-side switching of offline SMPS topologies.
The device supports fast switching with td(on) = 25 ns, td(off) = 85 ns, and Qgd = 47 nC, while its 9 V/ns dv/dt rating and unclamped inductive switching capability (IAR = 40 A, EAS = 500 mJ) ensure robustness in hard-switched flyback and forward converters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDSS | 150 V - Withstands up to 150 V drain-source blocking voltage before avalanche onset. |
| RDS(on) max | 0.052 Ω - Ensures ≤2.08 W conduction loss at 40 A DC, critical for thermal management in high-current primaries. |
| ID (cont.) @ TC=25°C | 40 A - Maximum continuous drain current under ideal case-heatsink conditions. |
| Qg total | 110 nC - Determines gate driver power requirement and switching speed trade-off in 100–500 kHz designs. |
| EAS | 500 mJ - Single-pulse avalanche energy rating enables reliable operation during transient overvoltage events without snubbers. |
| dv/dt capability | 9 V/ns - Supports stable operation in high-di/dt environments without spurious turn-on. |
| Ciss | 2400 pF - Low input capacitance reduces gate drive losses and improves high-frequency efficiency. |
Pinout & Package
TO-220 package with vertical power leads, insulated tab, and standardized mounting hole. Thermal resistance Rthj-case = 1.07 °C/W enables direct heatsink attachment via M3 screw.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Drain (Tab) | High-current output terminal / heat sink interface | Electrically connected to metal tab; must be electrically isolated from heatsink unless system ground reference permits. |
| Source (Pin 1) | Return path for load current / gate reference node | Serves as common reference for gate drive; low-inductance layout essential to suppress ringing. |
| Gate (Pin 2) | Control electrode for channel modulation | Requires 10 V minimum for full enhancement; sensitive to ESD-gate resistor and TVS recommended. |
Key Features
| Feature | Design Value |
|---|---|
| MESH OVERLAY™ process | Delivers 0.042 Ω typical RDS(on) and 2400 pF Ciss-enabling higher power density than legacy planar MOSFETs. |
| Unclamped inductive switching rating | 40 A repetitive avalanche current and 500 mJ single-pulse energy-eliminates need for external clamping in many flyback designs. |
| Extremely high dv/dt immunity | 9 V/ns rated slope prevents false triggering during fast voltage transients in high-side configurations. |
| Low gate charge profile | Qgd/Qgs ratio of ~2.8 ensures clean Miller plateau transition and predictable turn-off timing. |
Applications
| UPS Inverter Stage | Isolated DC-DC Primary Switch |
|---|---|
Use Scenario: Bidirectional 120/230 V AC output generation from 48 V DC bus in line-interactive UPS units. IC Role / Device Role / Timing Role: High-side N-channel switch in half-bridge topology operating at 20–50 kHz with synchronous rectification. Use Value: 0.042 Ω RDS(on) minimizes conduction loss at 40 A peak, while 500 mJ EAS withstands transformer leakage inductance spikes during transfer switching. | Use Scenario: Primary-side switch in 300–500 W telecom DC-DC converter with 36–75 V input and 12 V output. IC Role / Device Role / Timing Role: Main power switch in forward or active-clamp forward topology, driven by isolated gate driver. Use Value: 9 V/ns dv/dt rating prevents parasitic turn-on during high di/dt transitions; 110 nC Qg enables efficient 300 kHz operation with <1 W gate drive loss. |
| Motor Drive H-Bridge Leg | Industrial SMPS Input Stage |
Use Scenario: Upper-leg switch in 24–48 V BLDC motor inverter driving 500 W permanent magnet loads. IC Role / Device Role / Timing Role: High-side switch controlled via bootstrap gate driver; conducts 40 A peak phase current. Use Value: TO-220 mechanical form factor allows direct bolt-down to aluminum chassis; 175 °C Tjmax supports operation in sealed enclosures up to 85 °C ambient. | Use Scenario: PFC boost switch or main switch in industrial 1 kW AC-DC front-end with universal input (90–264 V AC). IC Role / Device Role / Timing Role: Hard-switched power switch in discontinuous conduction mode (DCM) or critical conduction mode (CrCM). Use Value: 150 V VDSS provides 20% margin above 120 V AC peak (170 V); 25 A ID @ TC = 100 °C ensures derated reliability in forced-air-cooled systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-current N-channel MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IRFP460 | RDS(on) = 0.27 Ω (higher), Qg = 140 nC (higher), VDSS = 500 V (higher) | Better suited for 400 V+ bus applications; less efficient at 150 V due to higher conduction loss. | Select when higher voltage margin is required and switching frequency is below 100 kHz. |
| STP36NF15 | RDS(on) = 0.045 Ω (similar), Qg = 85 nC (lower), VDSS = 150 V (same), TO-220 package (same) | Lower gate charge enables faster switching and reduced driver loss; identical voltage/current ratings. | Prefer for new designs targeting improved efficiency above 200 kHz or tighter thermal constraints. |
Compared with IRFP460 and STP36NF15, the STP40NS15 offers a balanced trade-off: lower RDS(on) than IRFP460 for 150 V use, and higher ruggedness (EAS = 500 mJ vs. 320 mJ) than STP36NF15-making it optimal for unclamped inductive loads in UPS and industrial SMPS.
Availability
STP40NS15 is available at Aetrix Electronics and suitable for uninterruptible power supplies, isolated DC-DC converters, and industrial motor drives requiring stable component supply and long-term manufacturability assurance.
Supply support for STP40NS15 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing analog, digital, and mixed-signal ICs, discrete power devices, and MEMS sensors.
The STP40NS15 belongs to ST's Power MOSFET portfolio, engineered specifically for high-efficiency, high-reliability power conversion in industrial, computing, and telecom infrastructure where ruggedness and thermal performance are critical.
FAQ
Is STP40NS15 suitable for synchronous rectification?
No-STP40NS15 is a standard N-channel enhancement-mode MOSFET without integrated Schottky body diode optimization or low reverse recovery charge (Qrr = 200 nC). Its body diode exhibits 270 ns trr and 1.5 A IRRM, making it unsuitable for high-frequency synchronous rectification where fast, soft recovery is required. Use dedicated SR controllers with logic-level MOSFETs instead.
What is the maximum safe operating temperature for continuous operation?
The absolute maximum junction temperature is 175 °C, but continuous operation requires maintaining Tj ≤ 150 °C for reliability. At TC = 100 °C, the device supports 25 A continuous drain current. Derating follows 0.933 W/°C beyond 25 °C case temperature, and thermal design must account for Rthj-case = 1.07 °C/W and heatsink interface resistance.
Does STP40NS15 have avalanche capability, and how is it specified?
Yes-STP40NS15 is fully rated for repetitive and non-repetitive avalanche. It specifies IAR = 40 A (repetitive or non-repetitive, pulse width limited by Tjmax) and EAS = 500 mJ (single-pulse, starting at Tj = 25 °C, VDD = 50 V, ID = IAR). This enables operation in unclamped inductive switching circuits without external snubbers in many UPS and converter applications.
Can STP40NS15 be used in a high-side configuration with bootstrap gate driving?
Yes-its VGS rating of ±20 V and gate threshold voltage of 2–4 V make it compatible with standard bootstrap gate drivers. However, due to its 110 nC total gate charge and 47 nC Qgd, careful attention must be paid to bootstrap capacitor sizing and gate resistor selection to ensure sufficient high-side drive voltage (>10 V) across the full duty cycle, especially above 80% duty.
STP40NS15 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- MESH OVERLAY™
- Package/Case:
- TO-220-3
- Packaging:
- Tube
- Product Status:
- Obsolete
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 150 V
- Current - Continuous Drain (Id) @ 25°C:
- 40A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 52mOhm @ 40A, 10V
- Vgs(th) (Max) @ Id:
- 4V @ 250µA
- Gate Charge (Qg) (Max) @ Vgs:
- 110 nC @ 10 V
- Vgs (Max):
- ±20V
- Input Capacitance (Ciss) (Max) @ Vds:
- 2400 pF @ 25 V
- FET Feature:
- -
- Power Dissipation (Max):
- 140W (Tc)
- Operating Temperature:
- 175°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-220
STP40NS15 FAQ
1.How can I place an order for STP40NS15 through Aetrix?
Please submit a Request for Quotation (RFQ) for STP40NS15 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STP40NS15 reliable?
The price and inventory of STP40NS15 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STP40NS15 is usually 5 days.
3.What payment methods are accepted for STP40NS15?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STP40NS15 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STP40NS15?
STP40NS15 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STP40NS15 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STP40NS15?
For technical support, including STP40NS15 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STP40NS15 requirements.
6.How does Aetrix verify that STP40NS15 is sourced from the original manufacturer or authorized distributors?
All STP40NS15 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STP40NS15 meets industry standards.
7.What is the process for return or replacement of STP40NS15?
All STP40NS15 units undergo pre-shipment inspection (PSI). If there is an issue with STP40NS15, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STP40NS15 part is unused and in its original packaging.
Return procedure for STP40NS15:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STP40NS15 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
