STMicroelectronics STP5NK60ZFP
- Part No.:
- STP5NK60ZFP
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- TO-220-3 Full Pack
- Datasheet:
-
STP5NK60ZFP.pdf
- Description:
- MOSFET N-CH 600V 5A TO220FP
- Quantity:
- Payment:

- Shipping:

Inventory:1,970
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STP5NK60ZFP from STMicroelectronics is a Zener-protected N-channel SuperMESH Power MOSFET rated for 600 V drain-source voltage, 1.6 Ω max RDS(on) at VGS = 10 V and 2.5 A, and 5 A continuous drain current at TC = 25 °C. It delivers high dv/dt capability (4.5 V/ns), 100% avalanche tested performance (EAS = 220 mJ), and low gate charge (Qg = 26–34 nC), targeting high-efficiency flyback and resonant SMPS primary-side switching.
For engineers reviewing the STP5NK60ZFP datasheet, STP5NK60ZFP pinout, STP5NK60ZFP application, or STP5NK60ZFP equivalent, key selection criteria include its DPAK package thermal resistance (RthJC = 1.39 °C/W), intrinsic capacitance profile (Ciss = 690 pF, Coss = 90 pF), and Zener-protected gate enabling robust gate drive in noisy industrial power supplies.
Technical Context
This device implements ST's SuperMESH process - an evolution of PowerMESH - to reduce on-resistance while maintaining high-voltage ruggedness and fast switching. Its Zener-protected gate structure eliminates external gate protection components in high-dv/dt environments like PFC and LLC converters.
The MOSFET features a built-in source-drain diode with trr = 485 ns and Qrr = 2.7 µC, enabling efficient hard-switched operation. Its safe operating area (SOA) supports unclamped inductive switching up to IAR = 5 A, validated per JEDEC JESD24-1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 600 V - Supports primary-side switching in universal-input (85–265 VAC) offline SMPS without derating. |
| RDS(on) max | 1.6 Ω @ VGS = 10 V, ID = 2.5 A - Enables <1.6 W conduction loss at 5 A RMS in 65 kHz flyback designs. |
| Qg | 26–34 nC - Reduces gate driver power demand and enables use of low-cost bipolar or CMOS drivers. |
| EAS | 220 mJ @ TJ = 25 °C - Guarantees single-pulse avalanche survivability during output short-circuit or startup faults. |
| dv/dt | 4.5 V/ns - Ensures reliable operation under fast transient conditions in high-frequency resonant topologies. |
| Coss | 90 pF - Minimizes capacitive turn-off losses and improves zero-voltage switching (ZVS) margin in LLC converters. |
| RthJC | 1.39 °C/W - Allows >60 W dissipation with moderate heatsinking in DPAK-mount applications. |
Pinout & Package
STP5NK60ZFP is housed in a DPAK (TO-252) type C3 package with exposed drain tab for thermal and electrical connection. The package meets ECOPACK environmental compliance standards and is supplied in tape-and-reel format (2500 pcs/reel).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G) | Gate | Control terminal requiring ≤±30 V rating; integrated Zener clamps transients to ±20 V. |
| 2 (TAB/D) | Drain (exposed tab) | Main high-voltage power path; electrically and thermally connected to PCB copper pour for heat dissipation. |
| 3 (S) | Source | Reference node for gate drive and current sensing; forms return path for load current and body diode conduction. |
Key Features
| Feature | Design Value |
|---|---|
| Zener-protected gate | Integrated ±20 V gate-body Zener eliminates need for external TVS or resistor-divider protection in high-noise SMPS layouts. |
| 100% avalanche tested | Each unit validated for single-pulse EAS ≥ 220 mJ - ensures field reliability under overvoltage stress events. |
| Low Ciss/Coss ratio | Ciss = 690 pF, Coss = 90 pF - improves Miller effect immunity and enables stable high-frequency gate drive. |
| Optimized for hard switching | tr/tf = 25/10 ns @ RG = 4.7 Ω - supports clean edge control in 100–300 kHz flyback and forward converters. |
| Enhanced SOA | Rated for 20 A pulsed drain current (IDM) - accommodates peak currents in burst-mode or overload conditions. |
Applications
| Industrial SMPS | LED Driver Power Stage |
|---|---|
|
Use Scenario: Primary-side switch in 30–60 W open-frame AC/DC adapters for factory automation controllers. IC Role / Device Role / Timing Role: High-voltage switching element in discontinuous conduction mode (DCM) flyback topology, operating at 65 kHz with 500 VDS peak stress. Use Value: Zener-protected gate withstands >4.5 V/ns line transients without external clamping; RDS(on) < 1.6 Ω limits conduction loss to <1.2 W at full load. |
Use Scenario: Constant-current buck-boost stage in outdoor LED streetlight drivers (100–240 VAC input). IC Role / Device Role / Timing Role: Synchronous rectifier and PWM-controlled main switch in high-efficiency isolated LED driver with active PFC front-end. Use Value: Low Qgd/Qgs ratio (14 nC / 6 nC) minimizes shoot-through risk during gate transitions; trr = 485 ns reduces diode recovery loss in buck-boost freewheeling. |
| UPS Inverter Stage | AC Motor Drive Half-Bridge |
|
Use Scenario: DC-link switching device in 1 kVA online UPS inverters using modified sine-wave output. IC Role / Device Role / Timing Role: High-side switch in half-bridge configuration driving transformer-coupled H-bridge output stage. Use Value: 600 V rating provides 2× safety margin over 400 V DC-link; avalanche energy rating ensures fault tolerance during grid-synchronization transients. |
Use Scenario: Low-side switch in 0.75 kW single-phase AC induction motor drives with regenerative braking. IC Role / Device Role / Timing Role: PWM-controlled power switch interfacing microcontroller gate driver and motor winding via isolated gate driver IC. Use Value: RthJC = 1.39 °C/W enables direct mounting to aluminum heatsink without thermal interface pad; 5 A continuous rating supports 1.2× motor stall current. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage N-channel MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STP5NK60Z | Same die, but in TO-220 package (RthJC = 1.0 °C/W); no Zener protection on gate. | Higher thermal performance but requires external gate protection; unsuitable for compact DPAK PCB layouts. | Select when board space allows TO-220 mounting and gate drive noise is controlled via layout or external clamp. |
| FQP5N60C | 600 V, 1.8 Ω RDS(on), no Zener gate, higher Ciss (850 pF), lower EAS (150 mJ). | Lower cost but reduced avalanche ruggedness and slower switching; not recommended for unclamped inductive loads. | Select only for cost-sensitive, low-stress applications with soft-switching or low di/dt requirements. |
Compared with STP5NK60ZFP, STP5NK60Z offers better thermal dissipation but lacks integrated gate protection and requires larger footprint; FQP5N60C trades ruggedness and switching speed for lower unit cost, limiting use to non-avalanche-critical designs.
Availability
STP5NK60ZFP is available at Aetrix Electronics and suitable for industrial SMPS, LED driver power stages, UPS inverter stages, and AC motor drive half-bridges requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for STP5NK60ZFP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in power management, analog, MEMS, and microcontrollers for industrial, automotive, and consumer markets.
STP5NK60ZFP belongs to the SuperMESH Power MOSFET product line, engineered specifically for high-efficiency, high-reliability offline power conversion where avalanche ruggedness, low gate charge, and Zener-protected gate integrity are critical.
FAQ
What is the maximum gate-source voltage rating for STP5NK60ZFP?
The absolute maximum gate-source voltage (VGS) is ±30 V, with an integrated Zener diode clamping gate-to-source transients to ±20 V. This protection eliminates the need for external gate clamping components in typical SMPS applications, provided gate drive circuitry does not exceed ±30 V under all conditions including ringing and overshoot.
Can STP5NK60ZFP be used in avalanche mode continuously?
No - STP5NK60ZFP is rated for single-pulse avalanche energy (EAS) of 220 mJ at TJ = 25 °C, and repetitive avalanche is not characterized or guaranteed. It is designed for occasional fault handling (e.g., startup surge or output short), not sustained avalanche operation. Continuous avalanche risks junction overheating and parametric shift.
What is the recommended PCB footprint for the DPAK package?
The official recommended footprint is defined in Figure 20 of DS2857 (Rev 9), specifying a 6.1 mm × 6.6 mm pad for the exposed drain tab, with 0.85 mm wide leads and 2.286 mm pitch between G and S pins. Thermal relief vias under the tab (≥6 × 0.3 mm) are required to achieve the specified RthJC = 1.39 °C/W performance.
How does the Zener-protected gate affect gate drive design?
The integrated gate Zener clamps transients to ±20 V, allowing simplified gate drive circuits without external TVS diodes. However, gate resistor value must still be selected to limit peak gate current during turn-on/turn-off (e.g., RG = 4.7 Ω per datasheet test conditions) to avoid exceeding the Zener's power dissipation limit during fast switching transitions.
STP5NK60ZFP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- SuperMESH™
- Package/Case:
- TO-220-3 Full Pack
- Packaging:
- Tube
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 600 V
- Current - Continuous Drain (Id) @ 25°C:
- 5A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 1.6Ohm @ 2.5A, 10V
- Vgs(th) (Max) @ Id:
- 4.5V @ 50µA
- Gate Charge (Qg) (Max) @ Vgs:
- 34 nC @ 10 V
- Vgs (Max):
- ±30V
- Input Capacitance (Ciss) (Max) @ Vds:
- 690 pF @ 25 V
- FET Feature:
- -
- Power Dissipation (Max):
- 25W (Tc)
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-220FP
STP5NK60ZFP FAQ
1.How can I place an order for STP5NK60ZFP through Aetrix?
Please submit a Request for Quotation (RFQ) for STP5NK60ZFP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STP5NK60ZFP reliable?
The price and inventory of STP5NK60ZFP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STP5NK60ZFP is usually 5 days.
3.What payment methods are accepted for STP5NK60ZFP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STP5NK60ZFP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STP5NK60ZFP?
STP5NK60ZFP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STP5NK60ZFP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STP5NK60ZFP?
For technical support, including STP5NK60ZFP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STP5NK60ZFP requirements.
6.How does Aetrix verify that STP5NK60ZFP is sourced from the original manufacturer or authorized distributors?
All STP5NK60ZFP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STP5NK60ZFP meets industry standards.
7.What is the process for return or replacement of STP5NK60ZFP?
All STP5NK60ZFP units undergo pre-shipment inspection (PSI). If there is an issue with STP5NK60ZFP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STP5NK60ZFP part is unused and in its original packaging.
Return procedure for STP5NK60ZFP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STP5NK60ZFP Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

