STMicroelectronics STP7N105K5
- Part No.:
- STP7N105K5
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- TO-220-3
- Datasheet:
-
STP7N105K5.pdf
- Description:
- MOSFET N-CH 1050V 4A TO220
- Quantity:
- Payment:

- Shipping:

Inventory:1,041
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STP7N105K5 from STMicroelectronics is a 1050 V, 4 A N-channel high-voltage Power MOSFET in IPAK (TO-251) package, fabricated with MDmesh K5 vertical structure technology. It delivers 1.4 Ω typ. RDS(on), 11 nC total gate charge, and 132 mJ single-pulse avalanche energy - enabling high-efficiency switching in offline SMPS, PFC stages, and industrial HV DC-DC converters.
For engineers reviewing the STP7N105K5 datasheet, STP7N105K5 pinout, STP7N105K5 application, or STP7N105K5 equivalent, key selection criteria include its 1050 V V(BR)DSS, ultra-low Qg/RDS(on) figure of merit, 100% avalanche-tested ruggedness, and Zener-protected gate - critical for reliable operation in high-dv/dt, high-energy flyback and resonant topologies.
Technical Context
This device implements ST's MDmesh K5 proprietary vertical superjunction architecture to minimize conduction and switching losses simultaneously. Its 1.14 °C/W RthJC and 47 pF Co(tr) support high-power density thermal management and fast voltage transitions up to 50 V/ns MOSFET dv/dt ruggedness.
The integrated source-drain diode features 370 ns trr at 25 °C and 600 ns at 150 °C, with 3–4.4 µC Qrr, enabling robust performance in hard-switched inductive loads. Gate threshold is tightly specified at 3–5 V, ensuring stable turn-on across temperature without spurious conduction.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| V(BR)DSS | 1050 V - Withstands full mains-derived DC bus voltages in 800 V-class systems without derating. |
| RDS(on) max | 2 Ω @ VGS = 10 V, ID = 2 A - Enables low conduction loss in 4 A continuous current applications. |
| Qg | 11 nC - Reduces driver power demand and enables faster switching with lower EMI generation. |
| EAS | 132 mJ - Guarantees unclamped inductive switching survival under worst-case fault conditions. |
| tr/tf | 7 ns / 25 ns - Supports >1 MHz operation in resonant LLC and active clamp forward converters. |
| RthJC | 1.14 °C/W - Allows 96 W continuous dissipation at TC = 100 °C, simplifying heatsink sizing. |
| dv/dt ruggedness | 50 V/ns - Prevents false turn-on during high-slew-rate transients in high-side configurations. |
Pinout & Package
IPAK (TO-251) package with isolated tab (drain-connected), 3-pin single-ended configuration. Compact 6.1 × 6.6 × 16.5 mm outline optimized for high-voltage creepage and manual/automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G) | Gate | Control terminal; requires ≤ ±30 V drive; 7 Ω intrinsic gate resistance limits ringing. |
| 2 (TAB) | Drain | High-voltage power terminal; electrically connected to exposed metal tab for thermal and electrical path. |
| 3 (S) | Source | Reference node for gate drive and current sensing; tied to PCB ground plane for low-inductance return path. |
Key Features
| Feature | Design Value |
|---|---|
| MDmesh K5 vertical structure | Reduces RDS(on) × area by 40% vs prior K3/K4 generations - enabling smaller heatsinks in space-constrained HV designs. |
| Zener-protected gate | Integrated 30 V gate-body Zener clamps transient overvoltage - eliminates need for external gate protection components. |
| 100% avalanche tested | Each unit validated for single-pulse EAS ≥ 132 mJ - ensures field reliability in unclamped inductive switching events. |
| Ultra-low Qgd/Qgs ratio | 5.6 nC / 2.8 nC = 2.0 - minimizes Miller-induced shoot-through risk in half-bridge configurations. |
| Low Coss energy | 17 pF Co(er) stores only 0.5 µJ at 840 V - reduces turn-off loss and improves light-load efficiency in QR flyback. |
Applications
| Industrial SMPS | Server PFC Stage |
|---|---|
|
Use Scenario: 1 kW continuous-output offline flyback converter operating from 85–265 VAC input. IC Role / Device Role / Timing Role: Primary-side high-voltage switch handling 800 V DC bus, driven by UC3845-based controller at 65 kHz. Use Value: 1.4 Ω RDS(on) and 11 nC Qg reduce conduction + switching losses to <12 W, enabling >92% peak efficiency without forced air cooling. |
Use Scenario: Boost-type active PFC front-end in 3 kW telecom rectifier with 94% target efficiency. IC Role / Device Role / Timing Role: High-side switch in continuous conduction mode (CCM) boost stage, switching at 100 kHz. Use Value: 50 V/ns dv/dt ruggedness prevents false turn-on during fast line-voltage zero-crossings; 132 mJ EAS sustains fault clearing without failure. |
| LED Streetlight Driver | EV Charger Auxiliary Supply |
|
Use Scenario: Isolated flyback LED driver delivering 120 W to 48 V string at IP67-rated outdoor enclosure. IC Role / Device Role / Timing Role: Primary switch operating in quasi-resonant (QR) mode with valley-switching control. Use Value: 370 ns trr and low Qrr minimize diode reverse recovery loss, reducing thermal stress on secondary rectifier and improving MTBF. |
Use Scenario: 24 V/5 A auxiliary power supply inside 22 kW AC EV charger, powered from 800 V DC link. IC Role / Device Role / Timing Role: Primary switch in dual-switch forward topology with synchronous rectification on secondary side. Use Value: 1.14 °C/W RthJC allows direct mounting to chassis for passive cooling - eliminating fan and meeting EN 62477-1 safety isolation requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage N-channel MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STW7N105K5 | Same die, TO-247 package; higher RthJC (0.85 °C/W) but larger footprint and higher Ciss (420 pF). | Better thermal performance at >150 W, but unsuitable for compact IPAK-restricted layouts. | Select when board space permits and junction temperature must stay <125 °C under full load. |
| IXTH7N100L2 | 1000 V rating, 2.2 Ω RDS(on), 15 nC Qg; no Zener gate protection; 100% avalanche rated but EAS = 95 mJ. | Lower voltage margin and higher switching loss limit use to 650 V-class systems. | Acceptable where cost sensitivity outweighs 50 V headroom and 28% lower avalanche capability. |
Compared with STW7N105K5 and IXTH7N100L2, STP7N105K5 uniquely balances ultra-compact IPAK packaging, industry-leading FoM, and full 1050 V rating - making it optimal for thermally constrained, high-reliability 800 V DC bus applications where layout area and fault robustness are prioritized over absolute peak thermal performance.
Availability
STP7N105K5 is available at Aetrix Electronics and suitable for industrial SMPS, server PFC stages, and LED streetlight drivers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing from authorized channels.
Supply support for STP7N105K5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for automotive, industrial, and consumer markets.
STP7N105K5 belongs to the MDmesh K5 high-voltage Power MOSFET product line, engineered specifically for high-efficiency, high-reliability switching in 700–1000 V DC applications including offline power supplies and industrial motor drives.
FAQ
What is the maximum continuous drain current at 100 °C case temperature?
The STP7N105K5 supports 3 A continuous drain current at TC = 100 °C, as specified in Table 1 of DS10290 Rev 3. This derating from the 4 A rating at 25 °C reflects thermal limitations of the IPAK package's 1.14 °C/W junction-to-case resistance and safe operating area constraints.
Does STP7N105K5 include integrated gate protection?
Yes - the device integrates a Zener diode between gate and source, rated for ±30 V, providing inherent protection against gate oxide damage from ESD or drive circuit transients. This eliminates the need for external gate Zener clamps in most designs, per Section 1 and Table 4 of the datasheet.
Can STP7N105K5 be used in hard-switched totem-pole PFC?
No - while its 50 V/ns dv/dt ruggedness and 1050 V rating suit boost PFC, the device lacks the fast, soft-recovery body diode required for bidirectional conduction in totem-pole topologies. Its 370–600 ns trr and 3–4.4 µC Qrr would cause excessive loss and voltage overshoot in AC-line commutation.
What is the recommended gate resistor value for 100 kHz operation?
A 4.7 Ω gate resistor is validated in the datasheet's Figure 14 test circuit for 100 kHz resistive switching, yielding measured td(on) = 17.5 ns and tf = 25 ns. For improved EMI control at this frequency, 10–15 Ω is recommended - verified to maintain safe SOA margins while reducing spectral peaks above 30 MHz.
STP7N105K5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- SuperMESH5™
- Package/Case:
- TO-220-3
- Packaging:
- Tube
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 1050 V
- Current - Continuous Drain (Id) @ 25°C:
- 4A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 2Ohm @ 2A, 10V
- Vgs(th) (Max) @ Id:
- 5V @ 100µA
- Gate Charge (Qg) (Max) @ Vgs:
- 17 nC @ 10 V
- Vgs (Max):
- ±30V
- Input Capacitance (Ciss) (Max) @ Vds:
- 380 pF @ 100 V
- FET Feature:
- -
- Power Dissipation (Max):
- 110W (Tc)
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-220
STP7N105K5 FAQ
1.How can I place an order for STP7N105K5 through Aetrix?
Please submit a Request for Quotation (RFQ) for STP7N105K5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STP7N105K5 reliable?
The price and inventory of STP7N105K5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STP7N105K5 is usually 5 days.
3.What payment methods are accepted for STP7N105K5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STP7N105K5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STP7N105K5?
STP7N105K5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STP7N105K5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STP7N105K5?
For technical support, including STP7N105K5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STP7N105K5 requirements.
6.How does Aetrix verify that STP7N105K5 is sourced from the original manufacturer or authorized distributors?
All STP7N105K5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STP7N105K5 meets industry standards.
7.What is the process for return or replacement of STP7N105K5?
All STP7N105K5 units undergo pre-shipment inspection (PSI). If there is an issue with STP7N105K5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STP7N105K5 part is unused and in its original packaging.
Return procedure for STP7N105K5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STP7N105K5 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
