STMicroelectronics STSJ100NH3LL
- Part No.:
- STSJ100NH3LL
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Datasheet:
-
STSJ100NH3LL.pdf
- Description:
- MOSFET N-CH 30V 100A 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,715
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STSJ100NH3LL from STMicroelectronics is an N-channel enhancement-mode Power MOSFET in PowerSO-8™ package, optimized for high-efficiency DC-DC conversion in mobile CPU core power stages. It delivers 30 V VDS, 0.0032 Ω RDS(on) @ 10 V, 25 A continuous drain current at TC = 25°C, and features exposed drain slug for improved thermal resistance (Rthj-c = 1.8 °C/W).
For engineers reviewing the STSJ100NH3LL datasheet, STSJ100NH3LL pinout, STSJ100NH3LL application, or STSJ100NH3LL equivalent, key selection criteria include low RDS(on) × Qg trade-off at 4.5 V gate drive, reduced switching losses, low threshold voltage (VGS(th) = 1 V), and junction-to-case thermal performance critical for compact mobile VRM designs.
Technical Context
This MOSFET employs ST's STripFET™ III process with advanced metallization and an exposed backside drain slug to minimize Rthj-c and maximize current capability. Its low 1 V gate threshold enables direct drive from 1.8 V/3.3 V controllers, while the 0.004 Ω RDS(on) @ 4.5 V supports efficient operation in synchronous buck topologies with 5 V gate bias.
The device exhibits 30 nC total gate charge (Qg) and 10 nC gate-drain charge (Qgd) at VDD = 15 V, ID = 25 A, enabling fast switching with controlled dv/dt. Its 1.3 J single-pulse avalanche energy (EAS) and 12.5 A non-repetitive avalanche current support robustness against inductive transients in unclamped loads.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 30 V - Maximum blocking voltage for 5 V–12 V input DC-DC stages |
| RDS(on) @ 10 V | 0.0032 Ω - Enables <1 W conduction loss at 25 A in high-current CPU core rails |
| RDS(on) @ 4.5 V | 0.004 Ω - Supports efficient operation with low-voltage gate drivers in mobile VRMs |
| ID (continuous, TC = 25°C) | 25 A - Rated output current for sustained CPU load conditions |
| Rthj-c | 1.8 °C/W - Exposed drain slug reduces thermal bottleneck for PCB-mounted heatsinking |
| Qg | 30 nC - Gate charge optimized for fast turn-on with minimal driver power overhead |
| EAS | 1.3 J - Single-pulse avalanche energy rating for transient overvoltage handling |
Pinout & Package
Package: PowerSO-8™ - surface-mount, thermally enhanced SO-8 variant with exposed drain pad on underside (backside drain contact). Dimensions per mechanical drawing: 4.8–5.0 mm × 5.8–6.2 mm × 1.75 mm height; 1.27 mm lead pitch; 8-pin layout with integrated thermal slug.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| G (Gate) | Control terminal | Receives gate drive signal; 1 V threshold enables compatibility with low-voltage logic |
| S (Source) | Reference node | Common return path for load current; tied to power ground in synchronous buck low-side position |
| D (Drain) | Power output node | Connected to switch node; backside metal pad provides primary thermal path to PCB copper |
| D (Backside Slug) | Thermal & power terminal | Exposed drain metal on package underside-must be soldered to large copper pour for Rthj-c optimization |
| Pins 1–3, 5–8 | Source paralleling | Multiple source pins reduce package inductance and improve current sharing in high-di/dt applications |
Key Features
| Feature | Design Value |
|---|---|
| Optimized RDS(on) × Qg at 4.5 V | Enables high efficiency in 5 V-gate synchronous buck converters without sacrificing switching speed |
| Exposed drain slug | Reduces Rthj-c to 1.8 °C/W-critical for thermal management in space-constrained mobile PCBs |
| Low 1 V gate threshold | Allows direct interface with 1.8 V/3.3 V PWM controllers, eliminating level-shifting complexity |
| 12.5 A non-repetitive avalanche current | Provides margin against inductive kick during hard-switching events in unclamped topologies |
| ECOPACK® compliance | Lead-free second-level interconnect meets JEDEC JESD97; RoHS-compliant packaging |
Applications
| Mobile CPU Core VRM | Laptop DC-DC Converter |
|---|---|
Use Scenario: High-current, high-frequency step-down regulation supplying Intel/AMD mobile processors under dynamic load. IC Role / Device Role: Low-side synchronous rectifier in dual-phase buck converter delivering up to 25 A per phase. Use Value: 0.0032 Ω RDS(on) minimizes conduction loss at 25 A, while 30 nC Qg ensures fast switching with low driver dissipation. | Use Scenario: Compact, thermally constrained 5 V–12 V input to 1.0–1.5 V output conversion in ultrabook mainboard power delivery. IC Role / Device Role: High-current power switch in multiphase VRM where board area and thermal density are limiting factors. Use Value: Exposed drain slug lowers junction-to-PCB thermal resistance, enabling stable operation at 15.6 A continuous current (TC = 100°C). |
| High-Efficiency Synchronous Buck | Mobile GPU Power Stage |
Use Scenario: Point-of-load regulator for SoC subsystems requiring >90% efficiency at 10–20 A load currents. IC Role / Device Role: Optimized low-side FET paired with complementary high-side MOSFET in 500 kHz–1 MHz switching topology. Use Value: 0.004 Ω RDS(on) @ 4.5 V enables full utilization of 5 V gate drive from integrated controller, reducing system BOM count. | Use Scenario: Dedicated power rail for discrete or integrated graphics processing units in thin-and-light notebooks. IC Role / Device Role: Primary current-handling switch in GPU VRM, operating under burst-mode and heavy transient loads. Use Value: 1.3 J EAS and 32 ns reverse recovery time (trr) suppress shoot-through risk and diode recovery losses during phase transitions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IRLHS6242PBF | RDS(on) = 0.0037 Ω @ 4.5 V; Qg = 22 nC; PowerPAK® SO-8 package with bottom-side thermal pad | Lower gate charge improves switching efficiency but higher RDS(on) increases conduction loss above 20 A | Preferred for ultra-high-frequency (>1.5 MHz) VRMs where gate drive loss dominates |
| SI7850DP-T1-GE3 | RDS(on) = 0.0035 Ω @ 4.5 V; Qg = 35 nC; SO-8 with exposed drain; Rthj-c = 2.0 °C/W | Slightly higher thermal resistance and gate charge reduce peak efficiency in 25 A mobile loads | Suitable when supply chain diversification is required and 0.2 °C/W thermal penalty is acceptable |
Compared with IRLHS6242PBF and SI7850DP-T1-GE3, STSJ100NH3LL offers the best balance of ultra-low RDS(on) at both 4.5 V and 10 V, moderate Qg, and lowest Rthj-c, making it optimal for thermally dense, high-current mobile CPU core VRMs where conduction loss and thermal management are primary constraints.
Availability
STSJ100NH3LL is available at Aetrix Electronics and suitable for mobile CPU core VRMs, laptop DC-DC converters, and high-efficiency synchronous buck regulators requiring stable component supply and traceable sourcing.
Supply support for STSJ100NH3LL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs for automotive, industrial, and consumer markets.
This device belongs to ST's STripFET™ III power MOSFET product line, engineered specifically for high-current, high-frequency DC-DC conversion in space- and thermally-constrained portable computing platforms.
FAQ
What is the maximum continuous drain current at 100°C case temperature?
The STSJ100NH3LL supports 15.6 A continuous drain current when the case temperature is maintained at 100°C, as specified in Table 6 of the datasheet. This derating reflects thermal limits imposed by its 1.8 °C/W junction-to-case resistance and 70 W total power dissipation rating at TC = 25°C.
Does this MOSFET require a gate resistor for safe operation?
A gate resistor is recommended to control dv/dt and prevent oscillation during switching. With 30 nC total gate charge and typical driver output impedance, a 4.7 Ω resistor (as used in the datasheet's switching test circuit) balances turn-on speed and ringing suppression. Lower values increase peak gate current and EMI risk; higher values slow switching and raise losses.
Can STSJ100NH3LL be used in high-side configuration?
No-it is not rated or characterized for high-side operation. Its 1 V gate threshold and lack of integrated bootstrap diode or level-shifting capability make it unsuitable for floating high-side gate drive. It is designed and validated exclusively as a low-side or synchronous rectifier switch in buck and multiphase topologies.
Is the exposed drain pad electrically isolated from other terminals?
No-the exposed drain pad is electrically connected to the drain terminal (Pin 4 and backside metal). It must be soldered to a PCB copper pour tied to the drain net. Thermal vias beneath the pad should connect only to inner-layer drain planes-not to ground or other potentials-to avoid short circuits and ensure proper thermal and electrical integrity.
STSJ100NH3LL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- STripFET™ III
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 30 V
- Current - Continuous Drain (Id) @ 25°C:
- 100A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 4.5V, 10V
- Rds On (Max) @ Id, Vgs:
- 3.5mOhm @ 12.5A, 10V
- Vgs(th) (Max) @ Id:
- 1V @ 250µA
- Gate Charge (Qg) (Max) @ Vgs:
- 40 nC @ 4.5 V
- Vgs (Max):
- ±16V
- Input Capacitance (Ciss) (Max) @ Vds:
- 4450 pF @ 25 V
- FET Feature:
- -
- Power Dissipation (Max):
- 3W (Ta), 70W (Tc)
- Operating Temperature:
- 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC-EP
STSJ100NH3LL FAQ
1.How can I place an order for STSJ100NH3LL through Aetrix?
Please submit a Request for Quotation (RFQ) for STSJ100NH3LL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STSJ100NH3LL reliable?
The price and inventory of STSJ100NH3LL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STSJ100NH3LL is usually 5 days.
3.What payment methods are accepted for STSJ100NH3LL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STSJ100NH3LL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STSJ100NH3LL?
STSJ100NH3LL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STSJ100NH3LL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STSJ100NH3LL?
For technical support, including STSJ100NH3LL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STSJ100NH3LL requirements.
6.How does Aetrix verify that STSJ100NH3LL is sourced from the original manufacturer or authorized distributors?
All STSJ100NH3LL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STSJ100NH3LL meets industry standards.
7.What is the process for return or replacement of STSJ100NH3LL?
All STSJ100NH3LL units undergo pre-shipment inspection (PSI). If there is an issue with STSJ100NH3LL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STSJ100NH3LL part is unused and in its original packaging.
Return procedure for STSJ100NH3LL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STSJ100NH3LL Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

