STMicroelectronics STSJ100NHS3LL
- Part No.:
- STSJ100NHS3LL
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Datasheet:
-
STSJ100NHS3LL.pdf
- Description:
- MOSFET N-CH 30V 100A 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:5,001
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STSJ100NHS3LL from STMicroelectronics is an N-channel 30V Power MOSFET in PowerSO-8™ package, integrating a monolithic Schottky diode. It delivers RDS(on) = 0.0032 Ω @ VGS = 10 V, 20 A continuous drain current (TC = 25°C), and 70 W total dissipation, optimized for synchronous rectification in high-efficiency DC-DC converters for computing and telecom infrastructure.
For engineers reviewing the STSJ100NHS3LL datasheet, STSJ100NHS3LL pinout, STSJ100NHS3LL application, or STSJ100NHS3LL equivalent, key selection criteria include its 4.5 V gate drive capability, low Qg (27 nC typ.), integrated Schottky body diode with trr = 30 ns, and thermal resistance Rthj-pcb = 42 °C/W on FR-4.
Technical Context
This MOSFET employs ST's STripFET™ III process with monolithic Schottky integration, enabling simultaneous optimization of conduction loss (via ultra-low RDS(on)) and switching loss (via reduced Qg and Ciss = 4200 pF). Its gate threshold voltage (1–2.5 V) supports direct logic-level drive from 3.3 V/5 V controllers.
The device features a rated avalanche energy EAS = 1.8 J and operates across –55 to +150 °C junction temperature. Its PowerSO-8™ package provides enhanced thermal performance over standard SO-8, with Rthj-c = 1.8 °C/W and dedicated source-tab layout for low-inductance PCB routing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 30 V - Maximum blocking voltage compatible with 24 V input rails and transient margin in telecom DC-DC stages |
| RDS(on) @ 10 V | 0.0032 Ω - Enables <1 W conduction loss at 20 A, critical for high-current point-of-load converters |
| Qg | 27 nC (typ.) - Reduces gate drive power and enables efficient 500 kHz–1 MHz switching with low-side driver ICs |
| ID (cont., TC=25°C) | 20 A - Rated per JEDEC-standard 1 in² FR-4 board; actual current limited by PCB thermal design |
| trr (diode) | 30 ns - Minimizes reverse recovery loss and EMI in synchronous buck topologies with fast di/dt |
| Rthj-pcb | 42 °C/W - Defines thermal rise above ambient when mounted on standard 2 oz Cu PCB; enables compact layout |
| EAS | 1.8 J - Supports unclamped inductive switching events without failure under defined test conditions |
Pinout & Package
STSJ100NHS3LL uses the PowerSO-8™ package: thermally enhanced 8-pin surface-mount outline with exposed drain tab (pins 1–4 and 6–8 are source/gate/drain terminals; pin 5 is drain tab, electrically connected to pins 1–4).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | Source | Common source connection; low-inductance parallel routing required for high-frequency stability |
| 5 | Drain (tab) | Exposed metal pad - must be soldered to large copper pour for thermal and current path integrity |
| 6 | Gate | High-impedance control input; requires RC snubber if driven by high-speed PWM controller |
| 7, 8 | Source | Additional source terminals - reduce source inductance and improve gate-drive loop stability |
Key Features
| Feature | Design Value |
|---|---|
| Monolithic Schottky integration | Eliminates external catch diode, reduces BOM count and layout area in synchronous buck converters |
| RDS(on) × Qg optimization @ 4.5 V | Enables efficient operation directly from 5 V or 3.3 V gate drivers without level-shifting circuitry |
| Low Rthj-pcb (42 °C/W) | Permits higher sustained current on cost-effective 2-layer PCBs without heatsinks |
| ECOPACK® lead-free construction | Complies with RoHS Directive 2011/65/EU and JEDEC JESD97 marking requirements |
| Avalanche-rated (EAS = 1.8 J) | Provides robustness against inductive switching transients in non-isolated DC-DC designs |
Applications
| Server VRM | Telecom DC-DC Converter |
|---|---|
Use Scenario: High-current, multi-phase voltage regulator module supplying CPU/GPU core power in 1U rack servers. IC Role / Device Role: Synchronous rectifier (low-side switch) in interleaved buck stages operating at 500 kHz–1 MHz. Use Value: 0.0032 Ω RDS(on) minimizes I²R loss at >100 A per phase; integrated Schottky eliminates reverse recovery loss. | Use Scenario: 48 V-to-12 V intermediate bus converter in telecom line cards with strict efficiency targets. IC Role / Device Role: Secondary-side synchronous MOSFET in forward or active-clamp forward topology. Use Value: 30 V rating accommodates 12 V output with margin; 30 ns trr ensures clean turn-off during zero-voltage switching transitions. |
| Industrial PLC Power Supply | Network Switch PoE Controller |
Use Scenario: 24 V auxiliary power supply for programmable logic controller I/O modules requiring high reliability. IC Role / Device Role: Primary-side switch in flyback converter with integrated primary-side sensing. Use Value: Avalanche rating (1.8 J) withstands reflected output transients; Rthj-c = 1.8 °C/W supports convection-cooled enclosure design. | Use Scenario: 48 V-to-5 V/3.3 V power conversion for Power over Ethernet (PoE) powered devices (PDs). IC Role / Device Role: Low-side synchronous rectifier in isolated buck-boost or flyback-derived topology. Use Value: 4.5 V gate drive compatibility enables direct interface with IEEE 802.3af/at PD interface ICs; low Qg improves light-load efficiency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IRF7470PBF | RDS(on) = 0.0037 Ω @ 10 V; Qg = 32 nC; no integrated Schottky | Requires external Schottky for synchronous rectification; higher gate charge increases driver loss | Preferred where discrete diode placement is acceptable and gate drive headroom exceeds 10 V |
| Si7852DP-T1-GE3 | RDS(on) = 0.0035 Ω @ 10 V; Qg = 25 nC; no integrated Schottky | Lacks monolithic diode; lower Qg improves switching efficiency but adds component count | Selected when minimizing gate drive loss is prioritized over BOM simplification |
Compared with IRF7470PBF and Si7852DP-T1-GE3, STSJ100NHS3LL uniquely combines ultra-low RDS(on), logic-level gate drive, and integrated Schottky-reducing component count and layout complexity in space-constrained DC-DC converters without sacrificing thermal or switching performance.
Availability
STSJ100NHS3LL is available at Aetrix Electronics and suitable for server VRMs, telecom DC-DC converters, industrial PLC power supplies, and PoE-powered device designs requiring stable component supply and long-term production continuity.
Supply support for STSJ100NHS3LL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for automotive, industrial, and consumer markets.
This device belongs to ST's STripFET™ III Power MOSFET product line, engineered specifically for high-efficiency, high-frequency DC-DC conversion in computing and communications infrastructure where low RDS(on), fast switching, and thermal robustness are critical.
FAQ
What is the maximum continuous drain current at 100°C case temperature?
The STSJ100NHS3LL supports 12.6 A continuous drain current at TC = 100°C, as specified in Table 1 of the datasheet. This derating reflects thermal limits imposed by Rthj-c = 1.8 °C/W and junction temperature cap of 150°C. Designers must verify PCB copper area and airflow to sustain this current reliably.
Does the integrated Schottky diode replace an external diode in synchronous rectification?
Yes-the monolithic Schottky diode is integrated between source and drain and shares the same die. It functions as the body diode but with lower VSD (0.75 V @ 5 A) and faster trr (30 ns), eliminating need for an external Schottky in most synchronous buck applications. No additional biasing or layout is required.
Is STSJ100NHS3LL suitable for 3.3 V gate drive applications?
Yes-its gate threshold voltage range is 1.0–2.5 V, and RDS(on) is characterized down to VGS = 4.5 V (0.0042 Ω max). At 3.3 V, it remains partially enhanced and usable in low-duty-cycle or low-current roles, though full 20 A conduction requires ≥4.5 V gate drive per datasheet specifications.
What is the safe operating area (SOA) limitation at DC operation?
At DC, the SOA is bounded by the 20 A continuous rating at TC = 25°C and thermal resistance limits. The device cannot sustain 20 A at ambient >85°C without forced cooling or enlarged PCB copper, as junction temperature would exceed 150°C. Pulse operation up to 80 A is allowed only for short durations constrained by thermal mass and tSC.
STSJ100NHS3LL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- STripFET™ III
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 30 V
- Current - Continuous Drain (Id) @ 25°C:
- 100A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 4.5V, 10V
- Rds On (Max) @ Id, Vgs:
- 4.2mOhm @ 10A, 10V
- Vgs(th) (Max) @ Id:
- 2.5V @ 1mA
- Gate Charge (Qg) (Max) @ Vgs:
- 35 nC @ 4.5 V
- Vgs (Max):
- ±16V
- Input Capacitance (Ciss) (Max) @ Vds:
- 4200 pF @ 25 V
- FET Feature:
- -
- Power Dissipation (Max):
- 3W (Ta), 70W (Tc)
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC-EP
STSJ100NHS3LL FAQ
1.How can I place an order for STSJ100NHS3LL through Aetrix?
Please submit a Request for Quotation (RFQ) for STSJ100NHS3LL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STSJ100NHS3LL reliable?
The price and inventory of STSJ100NHS3LL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STSJ100NHS3LL is usually 5 days.
3.What payment methods are accepted for STSJ100NHS3LL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STSJ100NHS3LL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STSJ100NHS3LL?
STSJ100NHS3LL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STSJ100NHS3LL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STSJ100NHS3LL?
For technical support, including STSJ100NHS3LL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STSJ100NHS3LL requirements.
6.How does Aetrix verify that STSJ100NHS3LL is sourced from the original manufacturer or authorized distributors?
All STSJ100NHS3LL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STSJ100NHS3LL meets industry standards.
7.What is the process for return or replacement of STSJ100NHS3LL?
All STSJ100NHS3LL units undergo pre-shipment inspection (PSI). If there is an issue with STSJ100NHS3LL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STSJ100NHS3LL part is unused and in its original packaging.
Return procedure for STSJ100NHS3LL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STSJ100NHS3LL Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

