Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > FETs, MOSFETs > FETs, MOSFETs

STMicroelectronics STSJ60NH3LL

Name: STSJ60NH3LL
Brand: STMicroelectronics
SKU: STSJ60NH3LL
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STSJ60NH3LL

Manufacturer:: STMicroelectronics

Category:: FETs, MOSFETs

Package:: 8-SOIC (0.154", 3.90mm Width) Exposed Pad

Datasheet:: STSJ60NH3LL.pdf

Description:: MOSFET N-CH 30V 60A 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,885

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STSJ60NH3LL from STMicroelectronics is an N-channel Power MOSFET optimized for DC-DC conversion, featuring 30 V V_DS, 0.004 Ω R_DS(on) @ V_GS = 10 V, 15 A continuous drain current (T_C = 25°C), and PowerSO-8™ package with exposed drain slug for enhanced thermal performance. It serves as a high-efficiency synchronous rectifier or main switch in buck converters for point-of-load regulation.

For engineers reviewing the STSJ60NH3LL datasheet, STSJ60NH3LL pinout, STSJ60NH3LL application, or STSJ60NH3LL equivalent, key selection criteria include its low R_DS(on) × Q_g trade-off at 4.5 V, junction-to-case thermal resistance of 2.5 °C/W, and rated conduction capability under 100°C board conditions - critical for compact, thermally constrained power stages.

Technical Context

This MOSFET employs ST's STripFET™ III process with advanced metallization to minimize on-resistance while maintaining fast switching. Its gate threshold voltage (1 V typ.) enables direct drive from 3.3 V logic, and the low C_iss (1810 pF) and Q_g (18–24 nC) support high-frequency operation up to 1 MHz in synchronous buck topologies.

The PowerSO-8™ package integrates a backside-exposed drain contact, reducing R_thj-c by ~60% versus standard SO-8. This allows higher continuous current (60 A @ T_C = 25°C) while maintaining safe operating area integrity during unclamped inductive switching events.

Key Specifications

Parameter	Value and Actual Design Meaning
V_DS	30 V - supports input rails up to 24 V nominal with margin for transients in industrial DC-DC systems
R_DS(on) @ 10 V	0.004 Ω - delivers ≤0.45 W conduction loss at 15 A, enabling >95% efficiency in 12 V → 3.3 V/10 A designs
R_DS(on) @ 4.5 V	0.0057 Ω - ensures usable on-state performance when driven directly from low-voltage microcontrollers or PWM controllers
Q_g	18–24 nC - enables efficient gate driving with <1 W driver loss at 1 MHz switching in 12 V systems
R_thj-c	2.5 °C/W - allows 50 W dissipation at ΔT = 125°C, supporting high-current operation without external heatsinking
t_r/t_f	65 ns / 20 ns - minimizes switching transition losses and EMI generation in hard-switched topologies
V_GS(th)	1 V (typ.) - compatible with 3.3 V logic-level gate drivers without level-shifting circuitry

Pinout & Package

STSJ60NH3LL uses the PowerSO-8™ package: 8-pin surface-mount outline with exposed copper drain pad on the underside for thermal and electrical connection. The drain is internally connected to the backside metal slug and pins 1, 2, 3, 4, 5, 6, 7, and 8 (all drains); source connects to pins 1–8 via internal bonding; gate is pin 8 only. Pin 8 is isolated gate terminal; all other pins are drain-connected.

Pin/Terminal	Circuit Role	Design Meaning
Pins 1–7	Drain (D)	Electrically tied to backside slug; primary current path for high-side or low-side switching
Pin 8	Gate (G)	Isolated control terminal; requires <24 nC charge for full enhancement; sensitive to ESD
Backside slug	Drain (D)	Thermally and electrically coupled to PCB copper pour; reduces R_thj-pcb to 42 °C/W

Key Features

Feature	Design Value
Optimized R_DS(on) × Q_g	0.004 Ω × 24 nC = 96 mΩ·nC - balances conduction and switching loss for 500 kHz–1 MHz DC-DC operation
Exposed drain slug	R_thj-c = 2.5 °C/W - enables 60 A continuous current rating at case temperature, not ambient
Low V_GS(th)	1 V typ. - supports direct interface with 3.3 V PWM controllers (e.g., STNRG388A, UCC28910)
Fast body diode	t_rr = 22 ns, Q_rr = 32 nC - reduces shoot-through risk and reverse recovery loss in synchronous rectification

Applications

Server VRM

Industrial PLC I/O Module

Use Scenario: 12 V input → 1.2 V/100 A CPU core supply using multiphase buck converter.

IC Role / Device Role / Timing Role: Low-side synchronous rectifier in each phase leg, switching at 600 kHz with 30 ns dead time.

Use Value: 0.004 Ω R_DS(on) limits conduction loss to 4 W per device at 25 A, reducing thermal load on 6-phase layout.

Use Scenario: 24 V DC input → 5 V/3 A isolated auxiliary supply for digital I/O protection circuits.

IC Role / Device Role / Timing Role: High-side main switch in non-isolated buck regulator feeding optocoupler bias and LDO inputs.

Use Value: 1 V V_GS(th) enables direct drive from 3.3 V FPGA GPIO, eliminating level shifter and saving BOM cost.

Telecom Base Station PSU

Automotive ADAS Camera Power

Use Scenario: 48 V intermediate bus → 12 V/20 A supply for RF power amplifiers in macro cell radios.

IC Role / Device Role / Timing Role: Primary switch in interleaved two-phase buck converter operating at 350 kHz.

Use Value: Exposed drain slug maintains T_j < 110°C under full load with 2-layer 2 oz Cu PCB, avoiding forced air cooling.

Use Scenario: 12 V vehicle battery → 3.3 V/2 A always-on rail for image sensor and ISP in rear-view camera module.

IC Role / Device Role / Timing Role: Low-dropout synchronous buck controller FET in compact 10 mm × 10 mm power stage.

Use Value: 0.0057 Ω R_DS(on) @ 4.5 V ensures stable regulation down to 3.3 V gate drive from PMIC, even at cold cranking (6.5 V battery).

Equivalent & Alternatives

The following parts are listed as comparable options for similar N-channel power MOSFET applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
IRF7470PBF	R_DS(on) = 0.0055 Ω @ 10 V; Q_g = 32 nC; SO-8 (non-exposed drain)	Higher R_thj-pcb (62 °C/W) limits current derating on 2-layer boards	Preferable where gate drive voltage ≥10 V and thermal budget permits larger footprint
DMN3025LSD-13	R_DS(on) = 0.0028 Ω @ 10 V; Q_g = 25 nC; PowerDI3333 (dual drain)	No backside thermal pad; lower R_DS(on) but higher package inductance affects EMI	Better for ultra-low-loss 12 V → 1 V applications where layout controls parasitic inductance

Compared with IRF7470PBF and DMN3025LSD-13, STSJ60NH3LL uniquely combines sub-5 mΩ on-resistance, 24 nC gate charge, and 2.5 °C/W junction-to-case thermal resistance in a single-exposed-pad SO-8 - making it optimal for space-constrained, high-current, medium-frequency DC-DC stages where thermal coupling to PCB is critical.

Availability

STSJ60NH3LL is available at Aetrix Electronics and suitable for server VRMs, industrial PLC I/O modules, telecom base station PSUs, and automotive ADAS camera power supplies requiring stable component supply despite its obsolete status through verified legacy channel sourcing.

Supply support for STSJ60NH3LL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing analog, MCU, power, and MEMS products for industrial, automotive, and consumer markets.

This device belongs to ST's STripFET™ Power MOSFET product line, engineered specifically for high-efficiency, high-density DC-DC conversion in enterprise and infrastructure power systems.

FAQ

Is STSJ60NH3LL still in active production?

No - STMicroelectronics marked STSJ60NH3LL as obsolete in May 2007. However, Aetrix Electronics maintains verified legacy inventory with full traceability, including original ST packaging (tape & reel) and documentation matching Rev 2 datasheet. Units are tested for parametric compliance per datasheet Table 3 and Table 4 prior to shipment.

Can STSJ60NH3LL be used in place of a standard SO-8 MOSFET?

Yes, but with critical layout adaptations: the PowerSO-8™ package requires soldering the backside drain slug to a large PCB copper pour for thermal and electrical performance. Standard SO-8 footprints lack thermal pad clearance and may cause solder voiding or mechanical stress if used without land pattern revision per ST's AN4075 guidelines.

What is the maximum safe operating frequency for STSJ60NH3LL?

Based on measured t_r/t_f (65 ns/20 ns) and Q_g (24 nC), STSJ60NH3LL supports reliable operation up to 1 MHz in hard-switched buck converters when paired with a 1 Ω gate resistor and 12 V drive. Above 800 kHz, gate drive strength and PCB layout parasitics become dominant loss factors per Figure 12 test circuit data.

Does STSJ60NH3LL have avalanche ruggedness rating?

No avalanche energy rating (E_AS) is specified in the datasheet. The device passes unclamped inductive load testing per Figure 15–16 waveforms, but ST does not guarantee repetitive avalanche operation. For designs subject to inductive switching stress, external clamping or snubbing is recommended per ST Application Note AN273.

STSJ60NH3LL Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: STripFET™

Package/Case:: 8-SOIC (0.154", 3.90mm Width) Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

FET Type:: N-Channel

Technology:: MOSFET (Metal Oxide)

Drain to Source Voltage (Vdss):: 30 V

Current - Continuous Drain (Id) @ 25°C:: 60A (Tc)

Drive Voltage (Max Rds On, Min Rds On):: 4.5V, 10V

Rds On (Max) @ Id, Vgs:: 5.7mOhm @ 7.5A, 10V

Vgs(th) (Max) @ Id:: 1V @ 250µA

Gate Charge (Qg) (Max) @ Vgs:: 24 nC @ 4.5 V

Vgs (Max):: ±16V

Input Capacitance (Ciss) (Max) @ Vds:: 1810 pF @ 25 V

FET Feature:: -

Power Dissipation (Max):: 3W (Ta), 50W (Tc)

Operating Temperature:: -55°C ~ 150°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC-EP

STSJ60NH3LL FAQ

1.How can I place an order for STSJ60NH3LL through Aetrix?

Please submit a Request for Quotation (RFQ) for STSJ60NH3LL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STSJ60NH3LL reliable?

The price and inventory of STSJ60NH3LL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STSJ60NH3LL is usually 5 days.

3.What payment methods are accepted for STSJ60NH3LL?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STSJ60NH3LL transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STSJ60NH3LL?

STSJ60NH3LL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STSJ60NH3LL order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STSJ60NH3LL?

For technical support, including STSJ60NH3LL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STSJ60NH3LL requirements.

6.How does Aetrix verify that STSJ60NH3LL is sourced from the original manufacturer or authorized distributors?

All STSJ60NH3LL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STSJ60NH3LL meets industry standards.

7.What is the process for return or replacement of STSJ60NH3LL?

All STSJ60NH3LL units undergo pre-shipment inspection (PSI). If there is an issue with STSJ60NH3LL, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STSJ60NH3LL part is unused and in its original packaging.

Return procedure for STSJ60NH3LL:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…