Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > FETs, MOSFETs > FETs, MOSFETs

STMicroelectronics STU3LN62K3

Name: STU3LN62K3
Brand: STMicroelectronics
SKU: STU3LN62K3
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STU3LN62K3

Manufacturer:: STMicroelectronics

Category:: FETs, MOSFETs

Package:: TO-251-3 Short Leads, IPAK, TO-251AA

Datasheet:: STU3LN62K3.pdf

Description:: MOSFET N-CH 620V 2.5A IPAK

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,163

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STU3LN62K3 from STMicroelectronics is an N-channel 620 V, 2.5 Ω, 2.5 A SuperMESH3™ Power MOSFET in IPAK (TO-251) package, designed for high-voltage switching in offline AC-DC converters and LED drivers. It features 100% avalanche testing, 12 V/ns dv/dt capability, 90 mJ single-pulse avalanche energy, and integrated Zener-protected gate-source diodes.

For engineers reviewing the STU3LN62K3 datasheet, STU3LN62K3 pinout, STU3LN62K3 application, or STU3LN62K3 equivalent, key selection criteria include its 620 V V_DSS, 2.5 Ω R_DS(on) at 10 V_GS, 45 W P_TOT at T_C = 25 °C, and improved diode reverse recovery (t_rr = 240 ns at T_j = 25 °C).

Technical Context

This device uses ST's SuperMESH3™ vertical structure, combining optimized cell layout and epitaxial layer tuning to achieve low on-resistance while maintaining high voltage blocking. Its gate threshold voltage (3–4.5 V) and intrinsic gate resistance (7 Ω) support robust drive compatibility with standard 10 V gate drivers.

The source-drain diode exhibits low reverse recovery charge (Q_rr = 1200 nC) and peak reverse current (I_RRM = 10 A), enabling efficient hard-switched flyback and resonant topologies. Thermal resistance junction-to-case is 2.78 °C/W, requiring a heatsink for continuous 2.5 A operation.

Key Specifications

Parameter	Value and Actual Design Meaning
V_DSS	620 V - Sustains full mains input surge in universal-input 85–265 V_AC SMPS designs.
R_DS(on) max	3 Ω @ V_GS = 10 V - Enables <2.5 W conduction loss at 1.25 A DC current.
I_D cont	2.5 A @ T_C = 25 °C - Supports up to 20 W output in compact IPAK-based adapters.
E_AS	90 mJ - Withstands unclamped inductive switching events without failure in flyback snubberless designs.
t_r/t_f	7 ns / 27 ns - Reduces switching losses in 65–100 kHz power supplies.
C_iss/C_oss	386 pF / 30 pF - Low input/output capacitance improves gate drive efficiency and EMI behavior.
dv/dt	12 V/ns - Resists false turn-on in high-noise industrial motor control interfaces.

Pinout & Package

STU3LN62K3 is housed in an IPAK (TO-251) surface-mount package with gull-wing leads, optimized for PCB thermal conduction and automated assembly. The exposed drain pad provides low thermal resistance (R_thj-case = 2.78 °C/W) when soldered to a copper pour.

Pin/Terminal	Circuit Role	Design Meaning
1 (Drain)	Main current path collector	Internally connected to metal tab; must be thermally coupled to PCB ground plane for heat dissipation.
2 (Gate)	Control electrode	High-impedance input requiring <10 Ω series gate resistor to damp ringing during fast switching.
3 (Source)	Reference node for gate drive	Serves as return path for load current and gate drive loop; critical for minimizing common-source inductance.

Key Features

Feature	Design Value
100% avalanche tested	Guarantees ruggedness in overvoltage transients without derating design margins.
Zener-protected gate	Integrated 30 V bidirectional Zener clamps gate-source voltage, eliminating need for external TVS.
Improved diode recovery	240 ns t_rr and 1200 nC Q_rr reduce switching losses and EMI in discontinuous conduction mode (DCM) flyback.
Extremely high dv/dt	12 V/ns rating prevents spurious turn-on in high-slew-rate gate driver circuits.
Low intrinsic capacitance	30 pF C_oss minimizes capacitive coupling noise and enables faster voltage transitions.

Applications

LED Driver

Offline Flyback SMPS

Use Scenario: Constant-current LED driver for street lighting operating from 230 V_AC mains.

IC Role / Device Role / Timing Role: Primary-side switch controlling energy transfer into secondary-side LED string.

Use Value: 620 V V_DSS accommodates 230 V_AC peak + line surges; low Q_g (17 nC) reduces gate drive loss at 65 kHz.

Use Scenario: 12 V/1.5 A isolated adapter for industrial sensors.

IC Role / Device Role / Timing Role: Main power switch in primary-side regulation flyback converter.

Use Value: 90 mJ E_AS allows safe operation without snubber in low-cost no-opto designs.

AC-DC Adapter

Industrial Motor Starter

Use Scenario: Universal-input (85–265 V_AC) 5 V/2 A wall adapter.

IC Role / Device Role / Timing Role: High-side switching element in DCM flyback topology.

Use Value: 2.5 Ω R_DS(on) limits conduction loss to <800 mW at full load, supporting compact IPAK footprint.

Use Scenario: Soft-start circuit for 24 V DC motor control in factory automation.

IC Role / Device Role / Timing Role: High-voltage load switch enabling controlled ramp-up of motor voltage.

Use Value: 12 V/ns dv/dt immunity prevents false triggering from motor commutation noise.

Equivalent & Alternatives

The following parts are listed as comparable options for similar high-voltage N-channel MOSFET applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STP3LN62K3	Same die, TO-220 package; R_thj-case = 2.78 °C/W, P_TOT = 45 W, through-hole mounting.	Preferred for prototyping or higher-power designs needing heatsink attachment via screw.	Select when manual assembly, thermal mass, or mechanical robustness outweighs PCB space constraints.
FQP3N60	600 V V_DSS, 3.3 Ω R_DS(on), TO-220; no Zener protection; lower E_AS (55 mJ).	Lacks integrated gate protection and avalanche ruggedness; requires external gate clamp.	Choose only for cost-sensitive, non-safety-critical applications with well-controlled gate drive.

Compared with STP3LN62K3, STU3LN62K3 offers identical electrical performance in a smaller surface-mount IPAK package ideal for automated production, while FQP3N60 trades ruggedness and integration for lower unit cost in less demanding environments.

Availability

STU3LN62K3 is available at Aetrix Electronics and suitable for offline AC-DC converters, LED drivers, and industrial motor starters requiring stable component supply across long-lifecycle embedded programs.

Supply support for STU3LN62K3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs for automotive, industrial, and consumer markets.

The SuperMESH3™ Power MOSFET product line targets high-efficiency, high-reliability switching applications in universal-input power supplies and solid-state lighting, emphasizing avalanche ruggedness and low gate charge.

FAQ

What is the maximum continuous drain current for STU3LN62K3 at 100 °C case temperature?

The maximum continuous drain current is 1.6 A at T_C = 100 °C, as specified in Table 2 of the datasheet. This derating reflects thermal limitations of the IPAK package, where junction-to-case thermal resistance (2.78 °C/W) and ambient conditions constrain safe operating area at elevated temperatures.

Does STU3LN62K3 require an external gate Zener diode?

No. STU3LN62K3 integrates back-to-back Zener diodes between gate and source with a breakdown voltage of 30 V (±1 mA), providing built-in protection against ESD and gate overvoltage transients. External clamping is unnecessary unless system-level transients exceed 2500 V HBM or involve sustained overvoltage beyond Zener rating.

How does the source-drain diode performance compare to standard MOSFETs?

STU3LN62K3 features improved reverse recovery characteristics: t_rr = 240 ns and Q_rr = 1200 nC at 25 °C, significantly lower than legacy 600 V MOSFETs. This reduces switching losses and EMI in flyback and LLC converters, especially under light-load DCM operation where body diode conduction occurs.

Can STU3LN62K3 be used in place of STP3LN62K3 without circuit modification?

Yes, electrically identical-same V_DSS, R_DS(on), Q_g, and SOA-but mechanical layout must change: STU3LN62K3 uses IPAK (TO-251) gull-wing leads versus STP3LN62K3's TO-220 through-hole package. PCB footprint, thermal pad design, and assembly process differ; no schematic changes are needed.

STU3LN62K3 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: SuperMESH3™

Package/Case:: TO-251-3 Short Leads, IPAK, TO-251AA

Packaging:: Tube

Product Status:: Obsolete

FET Type:: N-Channel

Technology:: MOSFET (Metal Oxide)

Drain to Source Voltage (Vdss):: 620 V

Current - Continuous Drain (Id) @ 25°C:: 2.5A (Tc)

Drive Voltage (Max Rds On, Min Rds On):: 10V

Rds On (Max) @ Id, Vgs:: 3Ohm @ 1.25A, 10V

Vgs(th) (Max) @ Id:: 4.5V @ 50µA

Gate Charge (Qg) (Max) @ Vgs:: 17 nC @ 10 V

Vgs (Max):: ±30V

Input Capacitance (Ciss) (Max) @ Vds:: 386 pF @ 50 V

FET Feature:: -

Power Dissipation (Max):: 45W (Tc)

Operating Temperature:: 150°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Through Hole

Supplier Device Package:: TO-251 (IPAK)

STU3LN62K3 FAQ

1.How can I place an order for STU3LN62K3 through Aetrix?

Please submit a Request for Quotation (RFQ) for STU3LN62K3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STU3LN62K3 reliable?

The price and inventory of STU3LN62K3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STU3LN62K3 is usually 5 days.

3.What payment methods are accepted for STU3LN62K3?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STU3LN62K3 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STU3LN62K3?

STU3LN62K3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STU3LN62K3 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STU3LN62K3?

For technical support, including STU3LN62K3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STU3LN62K3 requirements.

6.How does Aetrix verify that STU3LN62K3 is sourced from the original manufacturer or authorized distributors?

All STU3LN62K3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STU3LN62K3 meets industry standards.

7.What is the process for return or replacement of STU3LN62K3?

All STU3LN62K3 units undergo pre-shipment inspection (PSI). If there is an issue with STU3LN62K3, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STU3LN62K3 part is unused and in its original packaging.

Return procedure for STU3LN62K3:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…