STMicroelectronics STW6N95K5
- Part No.:
- STW6N95K5
- Manufacturer:
- STMicroelectronics
- Category:
- FETs, MOSFETs
- Package:
- TO-247-3
- Datasheet:
-
STW6N95K5.pdf
- Description:
- MOSFET N-CH 950V 9A TO247-3
- Quantity:
- Payment:

- Shipping:

Inventory:858
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STW6N95K5 from STMicroelectronics is a 950 V, 1.25 Ω (max), 9 A N-channel Power MOSFET in DPAK (TO-252) package, built on MDmesh K5 vertical structure technology. It delivers ultra-low gate charge (9.6 nC), 100% avalanche-tested ruggedness (EAS = 90 mJ), and Zener-protected gate for high-voltage switching in offline SMPS, PFC stages, and industrial inverters.
For engineers reviewing the STW6N95K5 datasheet, STW6N95K5 pinout, STW6N95K5 application, or STW6N95K5 equivalent, key selection criteria include RDS(on) × area FoM, dv/dt ruggedness (50 V/ns), unclamped inductive switching capability, and thermal resistance (RthJC = 1.39 °C/W) under high-TJ conditions.
Technical Context
This device employs ST's proprietary MDmesh K5 vertical superjunction architecture to achieve industry-leading figure of merit (FoM) and reduce specific on-resistance by >30% versus prior K3/K4 generations. Its optimized cell pitch and deep-trench doping profile enable stable 950 V breakdown with low Ciss (430 pF) and minimal Qgd/Qgs ratio (1.38).
The integrated Zener-protected gate structure clamps transient overvoltage to ±30 V, while the source-drain diode supports 6 A continuous conduction with 1.6 V forward drop and controlled 372 ns reverse recovery at 100 A/µs di/dt - critical for hard-switched flyback and resonant LLC topologies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 950 V - Enables direct connection to 600–800 V DC bus without series stacking in telecom rectifiers and EV charging front-ends. |
| RDS(on) max | 1.25 Ω @ VGS = 10 V, ID = 3 A - Ensures <11.3 W conduction loss at 9 A, supporting high-efficiency 1–3 kW PFC designs. |
| Qg | 9.6 nC - Reduces gate drive power and enables use of smaller, lower-cost drivers in 100–300 kHz SMPS applications. |
| EAS | 90 mJ @ TJ = 25 °C - Guarantees single-pulse avalanche survivability during output short-circuit events in UPS and motor drives. |
| dv/dt ruggedness | 50 V/ns @ VDS ≤ 760 V - Prevents false turn-on in high-noise industrial environments with fast-rising bus transients. |
| RthJC | 1.39 °C/W - Allows 90 W dissipation with ≤125 °C junction rise above case, enabling compact heatsink integration in space-constrained enclosures. |
Pinout & Package
DPAK (TO-252) package with exposed drain tab for enhanced thermal conduction and mechanical robustness. Standardized 3-pin surface-mount outline compatible with automated assembly and IPC-7351B footprint FP_0068772_34.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TAB (Pin 2) | Drain (D) | Electrically and thermally connected to internal die drain; must be soldered to large copper pour for thermal management and EMI shielding. |
| Pin 1 | Gate (G) | High-impedance control input; requires low-inductance gate loop layout to suppress oscillation during 50 V/ns dv/dt events. |
| Pin 3 | Source (S) | Power return path and reference for gate drive; ties to PCB ground plane to minimize common-source inductance in switching node transitions. |
Key Features
| Feature | Design Value |
|---|---|
| MDmesh K5 vertical superjunction | Reduces RDS(on) × area by 35% vs K4, enabling higher power density in same DPAK footprint. |
| Zener-protected gate | Integrated 30 V bidirectional clamp eliminates need for external gate protection components in noisy industrial systems. |
| 100% unclamped inductive switching test | Validated avalanche energy (EAS) ensures reliability under worst-case hard-switching fault conditions without derating. |
| Ultra-low Qgd/Qgs ratio | 1.38 - Minimizes Miller plateau duration and improves controllability during high-dv/dt transitions in bridge-leg configurations. |
| Optimized body diode recovery | Qrr = 4 µC @ 100 A/µs - Limits voltage overshoot and reduces snubber losses in quasi-resonant converters. |
Applications
| Industrial AC-DC Power Supplies | Telecom Rectifier Modules |
|---|---|
|
Use Scenario: Primary-side switch in 1.5 kW active-clamp forward converter operating at 120 kHz. IC Role / Device Role / Timing Role: High-voltage main switch handling 800 V DC link with synchronous rectification timing coordination. Use Value: 1.25 Ω RDS(on) and 9.6 nC Qg reduce total switching + conduction loss to <18 W, enabling >94% efficiency at full load. |
Use Scenario: Boost PFC stage in 3 kW telecom rectifier with universal AC input (90–264 VAC). IC Role / Device Role / Timing Role: Critical conduction mode (CRM) switch managing 950 V blocking and 9 A peak current pulses. Use Value: 50 V/ns dv/dt ruggedness prevents spurious turn-on during line surge events; 90 mJ EAS withstands output short-circuit without failure. |
| EV Onboard Charger (OBC) Front-End | Industrial Motor Drive Inverter Stage |
|
Use Scenario: DC-link switch in bi-directional OBC AC/DC + DC/AC stage interfacing 400 V battery and grid. IC Role / Device Role / Timing Role: Bidirectional high-voltage switch supporting 950 V reverse blocking during regenerative braking. Use Value: Zener-protected gate ensures gate oxide integrity during 6 kV ESD events per IEC 61000-4-2; 1.6 V VSD minimizes freewheeling loss. |
Use Scenario: Upper-leg switch in 5 HP (3.7 kW) 3-phase inverter driving induction motor at 4 kHz PWM. IC Role / Device Role / Timing Role: High-side switching element requiring low Qgd to maintain clean turn-off under 400 V bus transients. Use Value: 4.4 nC Qgd limits Miller-induced shoot-through risk; 372 ns trr reduces cross-conduction loss in complementary half-bridge operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STP6N95K5 | Same MDmesh K5 die, TO-220 package; RthJC = 0.85 °C/W, higher thermal performance but larger footprint. | Preferred where forced-air cooling is available and board space permits through-hole mounting. | Select when thermal budget is tighter than PCB area constraints, especially in 2–5 kW open-frame PSUs. |
| STU6N95K5 | Same die, IPAK (TO-251) package; RthJC = 1.15 °C/W, no exposed drain tab, lower creepage distance. | Suitable for cost-sensitive consumer-grade adapters where isolation margin is less critical. | Choose only if DPAK footprint is unavailable and 100 V lower creepage clearance meets safety certification requirements. |
Compared with STP6N95K5 and STU6N95K5, STW6N95K5 uniquely balances DPAK manufacturability, 1.39 °C/W thermal resistance, and full 950 V rated blocking - making it optimal for high-density, surface-mounted industrial power modules where reflow compatibility and thermal pad access are mandatory.
Availability
STW6N95K5 is available at Aetrix Electronics and suitable for industrial AC-DC power supplies, telecom rectifier modules, and EV onboard charger front-ends requiring stable component supply across multi-year production cycles.
Supply support for STW6N95K5 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and sensor solutions for automotive, industrial, and consumer markets.
STW6N95K5 belongs to the MDmesh K5 high-voltage Power MOSFET product line, engineered specifically for >800 V switching applications demanding ultra-low RDS(on) × area FoM and robust avalanche immunity in compact surface-mount packages.
FAQ
What is the maximum continuous drain current at 100 °C case temperature?
The STW6N95K5 supports 6 A continuous drain current at TC = 100 °C, as specified in Table 1 of DS6666 Rev 6. This derating reflects thermal limits of the DPAK package and ensures safe operation within SOA boundaries up to 150 °C junction temperature.
Does STW6N95K5 include integrated gate Zener protection?
Yes - the device integrates a bidirectional gate-source Zener clamp rated at ±30 V, confirmed in the "Features" section and validated by gate leakage current (IGSS = ±10 µA at ±20 V) and absolute maximum rating (VGS = ±30 V) in Table 1.
Can STW6N95K5 replace STD6N95K5 in existing designs?
No - STW6N95K5 and STD6N95K5 share identical electrical specs and DPAK packaging but differ in mechanical variant: STW6N95K5 uses type C3 DPAK (per Figure 21), while STD6N95K5 uses type A2 (Figure 20). Footprint and thermal pad alignment require verification before substitution.
What is the typical reverse recovery charge (Qrr) of the body diode?
The typical reverse recovery charge is 4 µC at ISD = 6 A, di/dt = 100 A/µs, and VDD = 60 V, as measured per Figure 16 test circuit and reported in Table 7 of DS6666 Rev 6. At 150 °C junction temperature, Qrr increases to 5 µC.
STW6N95K5 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- SuperMESH5™
- Package/Case:
- TO-247-3
- Packaging:
- Tube
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 950 V
- Current - Continuous Drain (Id) @ 25°C:
- 9A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 1.25Ohm @ 3A, 10V
- Vgs(th) (Max) @ Id:
- 5V @ 100µA
- Gate Charge (Qg) (Max) @ Vgs:
- 13 nC @ 10 V
- Vgs (Max):
- ±30V
- Input Capacitance (Ciss) (Max) @ Vds:
- 450 pF @ 100 V
- FET Feature:
- -
- Power Dissipation (Max):
- 90W (Tc)
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-247-3
STW6N95K5 FAQ
1.How can I place an order for STW6N95K5 through Aetrix?
Please submit a Request for Quotation (RFQ) for STW6N95K5 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STW6N95K5 reliable?
The price and inventory of STW6N95K5 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STW6N95K5 is usually 5 days.
3.What payment methods are accepted for STW6N95K5?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STW6N95K5 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STW6N95K5?
STW6N95K5 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STW6N95K5 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STW6N95K5?
For technical support, including STW6N95K5 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STW6N95K5 requirements.
6.How does Aetrix verify that STW6N95K5 is sourced from the original manufacturer or authorized distributors?
All STW6N95K5 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STW6N95K5 meets industry standards.
7.What is the process for return or replacement of STW6N95K5?
All STW6N95K5 units undergo pre-shipment inspection (PSI). If there is an issue with STW6N95K5, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STW6N95K5 part is unused and in its original packaging.
Return procedure for STW6N95K5:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STW6N95K5 Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

