Toshiba Semiconductor and Storage TK1K0A60F,S4X
- Part No.:
- TK1K0A60F,S4X
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- FETs, MOSFETs
- Package:
- TO-220-3 Full Pack
- Datasheet:
-
TK1K0A60F,S4X.pdf
- Description:
- X35 PB-F POWER MOSFET TRANSISTOR
- Quantity:
- Payment:

- Shipping:

Inventory:67
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TK1K0A60F,S4X from Toshiba Electronic Devices & Storage Corporation is a silicon N-channel power MOSFET in the π-MOSⅣ family, designed for high-voltage switching in offline AC-DC converters and DC-DC power supplies. It delivers 600 V VDSS, 7.5 A continuous drain current, 0.83 Ω typical RDS(ON), and operates with gate threshold voltage of 2–4 V at 0.77 mA - enabling robust control with standard 10 V gate drive in industrial SMPS designs.
For engineers reviewing the TK1K0A60F,S4X datasheet, TK1K0A60F,S4X pinout, TK1K0A60F,S4X application, or TK1K0A60F,S4X equivalent, key selection criteria include avalanche ruggedness (161 mJ), MOSFET dv/dt immunity (15 V/ns), TO-220SIS package thermal resistance (3.12 °C/W channel-to-case), and integrated body diode recovery characteristics (700 ns trr, 4.2 µC Qrr) critical for hard-switched flyback and PFC stages.
Technical Context
This device implements a planar vertical DMOS structure optimized for high-voltage, medium-current operation with low conduction loss and controlled switching behavior. Its gate charge profile (Qg = 24 nC, Qgd = 10 nC) supports efficient 65–100 kHz switching in quasi-resonant and fixed-frequency topologies while maintaining safe SOA under repetitive avalanche stress.
The integrated body diode exhibits defined reverse recovery performance (Irr = 12 A peak, dv/dt ruggedness ≥5 V/ns), making it suitable for applications requiring self-commutated freewheeling without external Schottky supplementation. Thermal design leverages the TO-220SIS package's isolated source terminal and low Rth(ch-c) to sustain 40 W dissipation at Tc = 25 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDSS | 600 V - supports 400 V DC bus designs with 50 % safety margin against line surges in universal-input SMPS |
| RDS(ON) | 0.83 Ω (typ.) at VGS = 10 V - enables <1.2 W conduction loss at 3.8 A RMS in 65 W adapters |
| ID (DC) | 7.5 A - rated for continuous operation with heatsink at Tc ≤ 100 °C |
| EAS | 161 mJ - withstands single-pulse inductive energy without failure in clamp circuits or transformer leakage spikes |
| trr | 700 ns - limits diode recovery loss and EMI in discontinuous conduction mode (DCM) flyback converters |
| Ciss | 890 pF - determines gate drive power requirement (~1.2 mW at 100 kHz, VGS swing = 10 V) |
| dv/dt immunity | 15 V/ns - prevents false turn-on during high-slew-rate switching transitions in bridge configurations |
Pinout & Package
TK1K0A60F,S4X is housed in a TO-220SIS (JEITA SC-67, Toshiba 2-10U1S) package featuring electrically isolated source terminal and screw-mount capability. The package provides 3.12 °C/W channel-to-case thermal resistance and 2000 VRMS isolation between drain and mounting surface.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: Gate | Control electrode | Receives 10 V logic-level drive; threshold 2–4 V ensures compatibility with standard PWM controllers |
| 2: Drain | Main current output | Connected to high-side switch node; electrically isolated from case for direct heatsink mounting |
| 3: Source | Reference terminal | Provides return path for load current; isolated from case to enable floating-source configurations |
Key Features
| Feature | Design Value |
|---|---|
| Low RDS(ON) with high VDSS | 0.83 Ω @ 600 V enables higher efficiency than comparable 650 V MOSFETs in 30–100 W SMPS |
| Controlled gate charge | Qg = 24 nC, Qgd/Qg ≈ 42 % - balances switching speed and EMI in hard-switched topologies |
| Robust avalanche capability | 161 mJ single-pulse rating - eliminates need for external snubbers in cost-sensitive offline converters |
| Body diode with defined recovery | trr = 700 ns, Qrr = 4.2 µC - reduces cross-conduction loss and ringing in synchronous rectification alternatives |
Applications
| AC-DC Adapter Power Supply | Industrial LED Driver |
|---|---|
Use Scenario: 65 W universal-input (90–264 VAC) flyback converter powering consumer electronics. IC Role / Device Role / Timing Role: Primary-side high-voltage switch operating at 65 kHz with DCM control. Use Value: 0.83 Ω RDS(ON) minimizes conduction loss at 3.8 A peak, while 161 mJ EAS absorbs transformer leakage energy without snubber. | Use Scenario: Constant-current 40 V/700 mA LED driver for street lighting with active PFC front-end. IC Role / Device Role / Timing Role: Boost switch in continuous conduction mode (CCM) PFC stage operating at 65 kHz. Use Value: 600 V rating accommodates 400 V DC bus with margin; 7.5 A ID supports >35 W input power per phase. |
| Offline UPS Inverter Stage | DC-DC Isolated Telecom Converter |
Use Scenario: 1 kVA line-interactive UPS with half-bridge inverter driving 230 VAC output. IC Role / Device Role / Timing Role: High-side switch in 50 kHz square-wave inverter leg with unidirectional current flow. Use Value: TO-220SIS isolation (2000 VRMS) allows direct heatsink mounting without insulating pads; 15 V/ns dv/dt immunity prevents spurious turn-on. | Use Scenario: 48 V input, 12 V/10 A isolated forward converter for telecom shelf power. IC Role / Device Role / Timing Role: Primary-side switch in 200 kHz forward topology with reset winding. Use Value: 700 ns trr body diode enables clean demagnetization; 3.12 °C/W Rth(ch-c) sustains 40 W dissipation with modest heatsinking. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STP7NK60ZFP | 600 V, 7 A, RDS(ON) = 0.95 Ω, Zener-protected gate, TO-220FP package (non-isolated) | Lacks drain-source isolation; requires insulating washer for heatsink mounting | Preferred where gate protection is prioritized over thermal/mechanical isolation |
| IPP60R099C7 | 600 V, 12.5 A, RDS(ON) = 0.099 Ω, Superjunction, TO-220 package (non-isolated) | Lower RDS(ON) but higher Ciss (1250 pF); no guaranteed avalanche rating | Better for high-efficiency, high-frequency designs where layout controls dv/dt and avalanche stress is managed externally |
Compared with STP7NK60ZFP and IPP60R099C7, TK1K0A60F,S4X offers unique combination of guaranteed avalanche ruggedness, electrically isolated TO-220SIS packaging, and balanced gate charge - making it optimal for cost-sensitive, thermally constrained offline power supplies requiring field-proven reliability without added protection components.
Availability
TK1K0A60F,S4X is available at Aetrix Electronics and suitable for AC-DC power supplies, industrial LED drivers, and offline UPS systems requiring stable component supply and long-term manufacturability.
Supply support for TK1K0A60F,S4X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation is a Japanese semiconductor manufacturer specializing in power devices, logic ICs, and storage solutions, with decades of expertise in discrete power MOSFET design and manufacturing.
The π-MOSⅣ series, including TK1K0A60F,S4X, was developed for high-efficiency, high-reliability switching power supplies targeting industrial, consumer, and lighting applications where ruggedness, thermal performance, and cost-effectiveness are critical.
FAQ
What is the maximum continuous drain current rating for TK1K0A60F,S4X?
The TK1K0A60F,S4X has a maximum continuous drain current (ID) of 7.5 A at Tc = 25 °C. This rating assumes proper heatsinking and derating per the Rth(ch-c) = 3.12 °C/W specification. At higher case temperatures, the current must be reduced linearly - for example, to ~4.5 A at Tc = 100 °C - to maintain channel temperature ≤150 °C. The TK1K0A60F,S4X datasheet specifies this limit under DC conditions with no pulse duty cycle constraints.
Does TK1K0A60F,S4X have an isolated package, and why does that matter?
Yes, TK1K0A60F,S4X uses the TO-220SIS package with electrically isolated source terminal and 2000 VRMS isolation between drain and mounting surface. This allows direct mechanical attachment to a common heatsink without insulating pads or thermal interface materials compromising electrical isolation - simplifying thermal design and improving reliability in grounded-chassis systems like AC-DC adapters and industrial power supplies. The isolation is integral to the TK1K0A60F,S4X package construction and verified per JEITA SC-67 standards.
What is the typical gate threshold voltage range for TK1K0A60F,S4X, and how does it affect drive requirements?
The TK1K0A60F,S4X has a gate threshold voltage (Vth) range of 2–4 V at VDS = 10 V and ID = 0.77 mA. This enhancement-mode characteristic ensures reliable turn-off with 0 V gate bias and full enhancement at 10 V, making it compatible with standard PWM controllers and gate drivers. The TK1K0A60F,S4X does not require negative gate bias for robust off-state operation, reducing driver complexity compared to high-voltage MOSFETs with higher Vth spread.
Can TK1K0A60F,S4X be used in avalanche mode, and what is its rated energy?
Yes, TK1K0A60F,S4X is rated for single-pulse avalanche operation with EAS = 161 mJ at Tch = 25 °C, tested under standardized conditions (VDD = 90 V, L = 5.03 mH, IAS = 7.5 A). This rating enables use in circuits subject to inductive switching stress - such as flyback transformer leakage spikes or relay coil suppression - without external clamping. The TK1K0A60F,S4X datasheet guarantees this parameter and defines test methodology in Section 4 (Absolute Maximum Ratings).
What is the reverse recovery time and charge of the body diode in TK1K0A60F,S4X?
The body diode of TK1K0A60F,S4X has a typical reverse recovery time (trr) of 700 ns and reverse recovery charge (Qrr) of 4.2 µC when tested at IDR = 7.5 A, VGS = 0 V, and -dIDR/dt = 100 A/µs. These values are specified in Section 6.4 of the TK1K0A60F,S4X datasheet and directly impact switching loss and EMI in topologies relying on body diode conduction, such as DCM flyback or asymmetrical half-bridge converters.
TK1K0A60F,S4X Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- -
- Package/Case:
- TO-220-3 Full Pack
- Packaging:
- Tube
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 600 V
- Current - Continuous Drain (Id) @ 25°C:
- 7.5A (Ta)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 1Ohm @ 3.8A, 10V
- Vgs(th) (Max) @ Id:
- 4V @ 770µA
- Gate Charge (Qg) (Max) @ Vgs:
- 24 nC @ 10 V
- Vgs (Max):
- ±30V
- Input Capacitance (Ciss) (Max) @ Vds:
- 890 pF @ 300 V
- FET Feature:
- -
- Power Dissipation (Max):
- 40W (Tc)
- Operating Temperature:
- 150°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-220SIS
TK1K0A60F,S4X FAQ
1.How can I place an order for TK1K0A60F,S4X through Aetrix?
Please submit a Request for Quotation (RFQ) for TK1K0A60F,S4X on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TK1K0A60F,S4X reliable?
The price and inventory of TK1K0A60F,S4X are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TK1K0A60F,S4X is usually 5 days.
3.What payment methods are accepted for TK1K0A60F,S4X?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TK1K0A60F,S4X transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TK1K0A60F,S4X?
TK1K0A60F,S4X orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TK1K0A60F,S4X order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TK1K0A60F,S4X?
For technical support, including TK1K0A60F,S4X datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TK1K0A60F,S4X requirements.
6.How does Aetrix verify that TK1K0A60F,S4X is sourced from the original manufacturer or authorized distributors?
All TK1K0A60F,S4X products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TK1K0A60F,S4X meets industry standards.
7.What is the process for return or replacement of TK1K0A60F,S4X?
All TK1K0A60F,S4X units undergo pre-shipment inspection (PSI). If there is an issue with TK1K0A60F,S4X, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TK1K0A60F,S4X part is unused and in its original packaging.
Return procedure for TK1K0A60F,S4X:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TK1K0A60F,S4X Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
