Toshiba Semiconductor and Storage TK31V60W,LVQ
- Part No.:
- TK31V60W,LVQ
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- FETs, MOSFETs
- Package:
- 4-VSFN Exposed Pad
- Datasheet:
-
TK31V60W,LVQ.pdf
- Description:
- MOSFET N-CH 600V 30.8A 4DFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,455
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TK31V60W,LVQ from Toshiba is a silicon N-channel super-junction MOSFET (DTMOS™) designed for high-efficiency, high-voltage switching in offline power supplies and DC-DC converters. It delivers RDS(ON) = 0.078 Ω (typ.), VDSS = 600 V, ID = 30.8 A (DC), and operates with gate threshold voltage Vth = 2.7–3.7 V - enabling robust control in 400 V bus applications such as industrial AC-DC adapters.
For engineers reviewing the TK31V60W,LVQ datasheet, TK31V60W,LVQ pinout, TK31V60W,LVQ application, or TK31V60W,LVQ equivalent, key selection criteria include its DFN8x8 package thermal performance (Rth(ch-c) = 0.52 °C/W), avalanche ruggedness (EAS = 338 mJ), and integrated body diode characteristics (VDSF = −1.7 V, trr = 410 ns) critical for ZVS and hard-switching topologies.
Technical Context
This device implements Toshiba's DTMOS™ IV super-junction architecture to achieve low conduction loss while maintaining fast switching and high dv/dt immunity (≥50 V/ns). Its dual-source configuration (Source1 for gate return, Source2 for main current path) enables precise gate loop control and minimizes common-source inductance effects in high-frequency SMPS designs.
The TK31V60W,LVQ integrates an optimized body diode with Qrr = 3.5 µC and Irr = 17 A, supporting quasi-resonant and LLC converter operation without external freewheeling diodes. Its gate charge profile (Qg = 86 nC, Qgd = 41 nC) balances drive strength and switching loss trade-offs at 100–500 kHz operating frequencies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDSS | 600 V - supports 400 V DC bus with 50% safety margin for surge and transient conditions in industrial power supplies. |
| RDS(ON) | 0.078 Ω (typ.) - reduces conduction loss to ≤37 W at 30.8 A, enabling >95% efficiency in 1 kW PFC stages. |
| ID (DC) | 30.8 A - rated for continuous operation at Tc = 25 °C, scalable to 22 A at Tc = 100 °C per derating curve. |
| EAS | 338 mJ - withstands single-pulse inductive energy without failure, essential for flyback and forward converter snubberless designs. |
| Rth(ch-c) | 0.52 °C/W - enables 240 W power dissipation with ≤125 °C channel-to-case delta, supporting compact heatsink integration. |
| Qg | 86 nC - determines gate driver current requirement (~1.7 A peak at 20 ns rise time), compatible with standard 1.5 A drivers. |
| trr | 410 ns - limits reverse recovery loss during hard commutation, critical for minimizing EMI in high-density SMPS layouts. |
Pinout & Package
TK31V60W,LVQ uses the DFN8x8 (TOSHIBA 2-8T1A) surface-mount package with exposed drain pad for thermal conduction. The 8-pin layout features dual-source terminals to separate gate return and power return paths, reducing switching noise and improving stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Gate | Control input; requires low-inductance connection to driver IC to minimize ringing during 10 V step transitions. |
| 2 | Source1 | Gate signal return path only; must be connected directly to driver ground to avoid gate loop inductance. |
| 3,4 | Source2 | Main power return; carries full load current (up to 30.8 A); connects to PCB ground plane via multiple vias. |
| 5 | Drain (Heatsink) | High-side switching node; electrically tied to exposed copper pad on bottom of package for thermal transfer to heatsink or inner layer. |
Key Features
| Feature | Design Value |
|---|---|
| Super-junction DTMOS™ structure | Enables 0.078 Ω RDS(ON) at 600 V rating - 35% lower on-resistance than planar MOSFETs in same package. |
| Dual-source terminal configuration | Separates gate-loop and power-loop returns to suppress common-source inductance, improving dV/dt immunity and reducing overshoot. |
| Enhancement-mode gate | Vth = 2.7–3.7 V ensures reliable turn-on with standard 5 V or 10 V logic-level drivers without level-shifting circuitry. |
| Integrated body diode with low Qrr | Qrr = 3.5 µC and trr = 410 ns reduce recovery loss by ≥40% vs. standard SJ-MOSFETs, lowering temperature rise in bridge-leg operation. |
| Avalanche-rated design | Guaranteed single-pulse EAS = 338 mJ allows safe operation under inductive switching faults without external clamping. |
Applications
| Server PSU Primary Switch | Industrial AC-DC Adapter |
|---|---|
Use Scenario: High-density 1U server power supply operating at 400 V DC bus with active clamp forward topology. IC Role / Device Role / Timing Role: Main high-side switch handling 1.2 kW output with 250 kHz switching frequency and ZVS-assisted turn-on. Use Value: Low RDS(ON) and optimized Qgd/Qg ratio reduce total switching + conduction loss to <45 W, enabling 96.2% efficiency at full load. | Use Scenario: DIN-rail mounted 48 V/20 A industrial adapter with universal AC input (85–264 VAC) and PFC + LLC stage. IC Role / Device Role / Timing Role: PFC boost switch managing 1.5 kW input with 65 kHz fixed-frequency operation and overvoltage protection. Use Value: Avalanche ruggedness and 150 °C Tch rating allow sustained operation under brownout and line surge events without derating. |
| Solar Microinverter DC-Link | EV Onboard Charger Stage |
Use Scenario: Single-phase microinverter interfacing PV panel (60–100 VDC) to grid (230 VAC) using interleaved boost + H-bridge. IC Role / Device Role / Timing Role: Interleaved boost switch operating at 100 kHz with phase-shifted PWM to reduce input ripple current. Use Value: Dual-source pinout minimizes gate oscillation across parallel devices, enabling stable 3-phase interleaving without added RC snubbers. | Use Scenario: 6.6 kW OBC in EV charging system using two-phase interleaved PFC followed by isolated DC-DC stage. IC Role / Device Role / Timing Role: High-side switch in interleaved PFC leg, switching at 65 kHz with soft-start and cycle-by-cycle current limiting. Use Value: Rth(ch-c) = 0.52 °C/W allows direct mounting to cold plate without thermal interface material, reducing thermal resistance by 22% vs. TO-247 packages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage power switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STW31N60DM6 | RDS(ON) = 0.085 Ω, Qg = 72 nC, D2PAK package, no dual-source pins | Higher conduction loss; requires larger PCB area and external gate resistor tuning for EMI control | Preferred where legacy D2PAK footprint compatibility is required and thermal budget permits 7% higher RDS(ON). |
| IXTH30N60L2 | RDS(ON) = 0.095 Ω, Qgd/Qg = 0.48, TO-247 package, higher Rth(j-c) = 0.75 °C/W | Lower dv/dt immunity (30 V/ns), longer trr = 520 ns increases recovery loss in high-frequency PFC | Selected when mechanical mounting constraints favor through-hole assembly and lower gate charge sensitivity is acceptable. |
Compared with STW31N60DM6 and IXTH30N60L2, the TK31V60W,LVQ offers superior thermal density (0.52 vs. ≥0.75 °C/W), lower gate charge asymmetry (Qgd/Qg = 0.48 vs. 0.54), and integrated dual-source routing - delivering measurable efficiency gain (>0.4%) and layout simplification in space-constrained 1U and DIN-rail power systems.
Availability
TK31V60W,LVQ is available at Aetrix Electronics and suitable for industrial AC-DC adapters, server PSUs, and solar microinverters requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for TK31V60W,LVQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation is a Japanese semiconductor manufacturer specializing in power devices, logic ICs, and storage solutions, with global manufacturing and quality certification to ISO 9001 and IATF 16949.
The TK31V60W,LVQ belongs to Toshiba's DTMOS™ IV super-junction MOSFET product line, engineered specifically for high-efficiency, high-reliability switching in 600 V-class industrial and renewable energy power conversion systems.
FAQ
What is the maximum continuous drain current rating for TK31V60W,LVQ at case temperature of 100 °C?
The TK31V60W,LVQ supports 22 A DC drain current at Tc = 100 °C, derived from its absolute maximum ID = 30.8 A at Tc = 25 °C and thermal derating slope of 0.35 A/°C above 25 °C. This value is confirmed in the Safe Operating Area (SOA) curve (Fig. 8.17) and aligns with its Rth(ch-c) = 0.52 °C/W specification. Designers must ensure heatsink design maintains Tc ≤ 100 °C under worst-case ambient and airflow conditions to sustain this current.
Does TK31V60W,LVQ require a negative gate voltage for reliable turn-off in high-noise environments?
No, the TK31V60W,LVQ does not require negative gate drive. Its gate threshold voltage range (2.7–3.7 V) and ±30 V gate-source rating allow robust turn-off with 0 V gate bias. However, applying −5 V enhances noise immunity in high-dV/dt applications like motor drives; this is optional and not required for basic operation. The device's low Crss (9.5 pF) and high dv/dt ruggedness (≥50 V/ns) further reduce susceptibility to false triggering.
Can TK31V60W,LVQ be used in parallel configurations without current-sharing resistors?
Yes, the TK31V60W,LVQ supports paralleling due to its positive temperature coefficient of RDS(ON) (confirmed in Fig. 8.7), which promotes natural current balancing. However, matched gate drive layout (identical trace length/impedance to each Gate and Source1 pin) and symmetrical power routing to all Source2 pins are mandatory. Thermal coupling between devices on the same heatsink also improves balance; individual current monitoring is recommended for >3-device arrays.
What is the recommended PCB layout practice for the Source1 and Source2 pins of TK31V60W,LVQ?
For the TK31V60W,LVQ, Source1 must connect exclusively to the gate driver's local ground reference via the shortest possible low-inductance trace (<5 mm), while Source2 pins (3 and 4) must route high-current return paths directly to the main power ground plane using ≥3 thermal vias per pin. Mixing these paths induces gate oscillation and degrades switching performance. The datasheet explicitly states: "Use Source1 for gate input signal return" and "Ensure main current flows into Source2 pins."
Is TK31V60W,LVQ compliant with JEDEC moisture sensitivity level (MSL) standards for reflow soldering?
Yes, the TK31V60W,LVQ is rated MSL-3 per J-STD-020, with a floor life of 168 hours at ≤30 °C/60% RH. It supports standard lead-free reflow profiles (peak 260 °C, 20–40 sec above 217 °C) without popcorn cracking. The DFN8x8 package's 0.175 g typical weight and mold compound formulation meet IPC/JEDEC specifications; baking is required only if exposed beyond floor life or stored in non-dry-pack conditions.
TK31V60W,LVQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- DTMOSIV
- Package/Case:
- 4-VSFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 600 V
- Current - Continuous Drain (Id) @ 25°C:
- 30.8A (Ta)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 98mOhm @ 15.4A, 10V
- Vgs(th) (Max) @ Id:
- 3.7V @ 1.5mA
- Gate Charge (Qg) (Max) @ Vgs:
- 86 nC @ 10 V
- Vgs (Max):
- ±30V
- Input Capacitance (Ciss) (Max) @ Vds:
- 3000 pF @ 300 V
- FET Feature:
- -
- Power Dissipation (Max):
- 240W (Tc)
- Operating Temperature:
- 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-DFN-EP (8x8)
TK31V60W,LVQ FAQ
1.How can I place an order for TK31V60W,LVQ through Aetrix?
Please submit a Request for Quotation (RFQ) for TK31V60W,LVQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TK31V60W,LVQ reliable?
The price and inventory of TK31V60W,LVQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TK31V60W,LVQ is usually 5 days.
3.What payment methods are accepted for TK31V60W,LVQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TK31V60W,LVQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TK31V60W,LVQ?
TK31V60W,LVQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TK31V60W,LVQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TK31V60W,LVQ?
For technical support, including TK31V60W,LVQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TK31V60W,LVQ requirements.
6.How does Aetrix verify that TK31V60W,LVQ is sourced from the original manufacturer or authorized distributors?
All TK31V60W,LVQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TK31V60W,LVQ meets industry standards.
7.What is the process for return or replacement of TK31V60W,LVQ?
All TK31V60W,LVQ units undergo pre-shipment inspection (PSI). If there is an issue with TK31V60W,LVQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TK31V60W,LVQ part is unused and in its original packaging.
Return procedure for TK31V60W,LVQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TK31V60W,LVQ Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

