Toshiba Semiconductor and Storage TK4P55D(T6RSS-Q)
- Part No.:
- TK4P55D(T6RSS-Q)
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- FETs, MOSFETs
- Package:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Datasheet:
-
TK4P55D(T6RSS-Q).pdf
- Description:
- MOSFET N-CH 550V 4A DPAK
- Quantity:
- Payment:

- Shipping:

Inventory:6,302
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TK4P55D(T6RSS-Q) from Toshiba is a silicon N-channel power MOSFET designed for high-voltage switching in offline AC-DC converters and DC-DC regulators, featuring 550 V VDSS, 1.5 Ω RDS(ON) (typ.), 4 A ID (DC), DPAK (TO-252) package, and enhancement-mode operation with Vth = 2.4–4.4 V.
For engineers reviewing the TK4P55D(T6RSS-Q) datasheet, TK4P55D(T6RSS-Q) pinout, TK4P55D(T6RSS-Q) application, or TK4P55D(T6RSS-Q) equivalent, key selection criteria include avalanche ruggedness (EAS = 139 mJ), low gate charge (Qg = 11 nC typ.), thermal resistance (Rth(ch-c) = 1.56 °C/W), and suitability for flyback and forward converter primary-side switches.
Technical Context
This N-channel enhancement-mode MOSFET operates as a unidirectional voltage-controlled switch in high-side configurations of isolated switching power supplies. Its 550 V breakdown rating supports universal-input (85–265 VAC) offline applications, while its 1.5 Ω on-resistance at VGS = 10 V enables efficient conduction at 2 A drain current.
The device integrates a built-in body diode with reverse recovery time trr = 900 ns (typ.) and Qrr = 5 µC (typ.), supporting quasi-resonant and hard-switched topologies. Gate drive requirements are defined by Qgs = 6 nC and Qgd = 5 nC, enabling fast turn-on/turn-off with moderate gate resistor values (e.g., RG = 50 Ω).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDSS | 550 V - Supports full-wave rectified input up to 385 VDC; suitable for universal-input offline SMPS without snubber oversizing. |
| RDS(ON) | 1.5 Ω (typ.) at VGS = 10 V, ID = 2 A - Limits conduction loss to ≤6 W at 4 A peak in continuous conduction mode. |
| ID (DC) | 4 A - Enables use in 30–50 W flyback designs with adequate heatsinking on PCB copper pour. |
| EAS | 139 mJ - Withstands single-pulse inductive energy during overcurrent or startup without failure; validated at VDD = 90 V, IAR = 4 A. |
| Qg | 11 nC (typ.) - Reduces gate drive power loss and allows use with standard PWM controllers (e.g., UC384x) without external buffer. |
| Rth(ch-c) | 1.56 °C/W - Requires ≥25 cm² 2-oz copper pad for Tch ≤150 °C at 80 W PD (Tc = 25 °C). |
| tr/tf | 18 ns / 8 ns - Enables switching frequencies up to 150 kHz with minimal overlap loss in hard-switched converters. |
Pinout & Package
DPAK (TO-252) surface-mount package with exposed drain tab for thermal conduction to PCB copper. Standard JEDEC-compliant footprint (2-7K1S), 0.36 g typical weight.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: Gate | Control electrode | Receives voltage-controlled signal (2.4–4.4 V threshold); requires ESD-safe handling and <100 pF gate loop inductance for stable switching. |
| 2: Drain (Heatsink) | High-voltage output terminal | Connected to transformer primary or bus rail; electrically and thermally tied to large copper area for heat dissipation and EMI reduction. |
| 3: Source | Reference node / return path | Serves as local ground reference for gate drive; must be routed with low inductance to minimize ringing during dV/dt transitions. |
Key Features
| Feature | Design Value |
|---|---|
| Low RDS(ON) | 1.5 Ω typ. reduces I²R conduction losses in 25–50 W offline adapters, improving efficiency by ~0.8% at full load vs. 2.2 Ω alternatives. |
| High |Yfs| | 2.0 S typ. provides strong transconductance for stable gain in current-sense amplifier interfaces and fast current limiting response. |
| Low IDSS | 10 µA max. at 550 V ensures negligible standby leakage in high-impedance bias networks of auxiliary supplies. |
| Avalanche-rated | Guaranteed 139 mJ single-pulse EAS enables robust operation under transformer saturation or output short-circuit conditions without external clamping. |
| Enhancement-mode Vth | 2.4–4.4 V range ensures reliable turn-off at 0 V gate drive and compatibility with 5 V or 12 V logic-level controllers without level-shifting. |
Applications
| AC-DC Flyback Converters | DC-DC Forward Converters |
|---|---|
Use Scenario: Primary-side switch in 24–48 W universal-input (85–265 VAC) wall adapters and industrial power supplies. IC Role / Device Role / Timing Role: High-voltage switching element controlling energy transfer via transformer primary winding; synchronized to PWM controller frequency (65–130 kHz). Use Value: 550 V VDSS and 139 mJ EAS eliminate need for external RCD clamp in most designs, reducing BOM count and board space. | Use Scenario: Main switch in 50–100 W telecom and server auxiliary supplies using discrete forward topology. IC Role / Device Role / Timing Role: Unidirectional power switch conducting during PWM high-time; body diode blocks reverse current during reset phase. Use Value: Low Qg (11 nC) and fast tr/tf (18/8 ns) minimize switching loss at 200 kHz, enabling >88% efficiency at full load. |
| LED Driver Power Stages | Industrial Motor Control Inputs |
Use Scenario: High-side switch in constant-current LED drivers for street lighting and commercial fixtures operating from 277 VAC mains. IC Role / Device Role / Timing Role: Regulates average LED current via duty-cycle-modulated switching; withstands line surges up to 4 kV per IEC 61000-4-5. Use Value: 1.5 Ω RDS(ON) limits thermal rise in sealed enclosures; Rth(ch-a) = 125 °C/W allows natural convection cooling with minimal heatsink. | Use Scenario: Input stage switch in 24 V DC-powered PLC I/O modules and sensor interface cards requiring surge immunity. IC Role / Device Role / Timing Role: Isolates downstream circuitry from field wiring faults; activated only during valid command windows. Use Value: 4 A ID rating supports 2 A continuous load with 2× safety margin; low IDSS (≤10 µA) prevents false triggering in high-impedance input circuits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage N-channel MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STP4NK50ZFP | 500 V VDSS, 2.4 Ω RDS(ON), Zener-protected gate, TO-220FP package | Lower voltage rating limits use to 230 VAC-only designs; through-hole mounting increases assembly cost vs. DPAK. | Choose when gate protection against overvoltage transients is prioritized over voltage headroom and surface-mount assembly. |
| IRFBC40APBF | 600 V VDSS, 1.8 Ω RDS(ON), TO-220 package, no guaranteed EAS spec | Higher voltage margin but higher conduction loss; lacks specified avalanche energy, requiring external clamping in fault conditions. | Choose when absolute maximum VDSS margin is critical and thermal design accommodates higher RDS(ON). |
Compared with STP4NK50ZFP and IRFBC40APBF, TK4P55D(T6RSS-Q) delivers optimal balance of 550 V rating, 1.5 Ω on-resistance, and guaranteed 139 mJ avalanche capability in a compact DPAK package-enabling smaller, more robust, and lower-cost offline power stages without compromising reliability.
Availability
TK4P55D(T6RSS-Q) is available at Aetrix Electronics and suitable for AC-DC flyback converters, DC-DC forward converters, and industrial LED driver power stages requiring stable component supply across production lifecycles.
Supply support for TK4P55D(T6RSS-Q) includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation is a Japanese semiconductor manufacturer specializing in power devices, logic ICs, and memory solutions, with global distribution and automotive-grade qualification capabilities.
TK4P55D(T6RSS-Q) belongs to Toshiba's π-MOS™ II family of high-voltage N-channel MOSFETs, engineered specifically for energy-efficient, space-constrained offline power conversion in consumer, industrial, and lighting applications.
FAQ
What is the maximum continuous drain current rating for TK4P55D(T6RSS-Q) at case temperature 25 °C?
The TK4P55D(T6RSS-Q) has a maximum continuous drain current ID of 4 A at Tc = 25 °C, as specified in the Absolute Maximum Ratings table. This rating assumes proper PCB thermal management (≥25 cm² 2-oz copper) to maintain channel temperature ≤150 °C. At higher case temperatures, derating is required per the PD–Tc curve (Fig. 8.11).
Does TK4P55D(T6RSS-Q) have a specified avalanche energy rating, and how is it tested?
Yes, TK4P55D(T6RSS-Q) specifies a single-pulse avalanche energy EAS of 139 mJ (typ.). It is tested under controlled conditions: VDD = 90 V, Tch = 25 °C (initial), L = 15 mH, RG = 25 Ω, and IAR = 4 A (Note 2, Absolute Maximum Ratings). This rating validates ruggedness during inductive switching faults.
What is the gate threshold voltage range for TK4P55D(T6RSS-Q), and why does it matter for drive circuit design?
The gate threshold voltage Vth for TK4P55D(T6RSS-Q) is 2.4–4.4 V (VDS = 10 V, ID = 1 mA). This range ensures reliable turn-on with standard 5 V or 12 V gate drivers while guaranteeing turn-off at 0 V. Designers must ensure gate drive voltage exceeds 4.4 V for full enhancement and avoids marginal bias near 2.4 V to prevent linear-mode heating.
Can TK4P55D(T6RSS-Q) be used in place of a 600 V MOSFET in a 277 V AC LED driver?
TK4P55D(T6RSS-Q) is rated for 550 V VDSS, which provides sufficient margin for 277 VAC systems (peak ≈ 392 V) including typical line surges (IEC 61000-4-5 Level 3: 2 kV). However, for designs requiring >400 V transient margin or long-term reliability under sustained overvoltage stress, a 600 V part may be preferred. TK4P55D(T6RSS-Q) remains valid where system-level testing confirms robustness.
What thermal resistance values apply to TK4P55D(T6RSS-Q), and how do they impact PCB layout?
TK4P55D(T6RSS-Q) has Rth(ch-c) = 1.56 °C/W (max) and Rth(ch-a) = 125 °C/W (max). The low channel-to-case value means effective heat transfer relies on soldering the drain tab to ≥25 cm² of 2-oz internal/external copper. The high channel-to-ambient value confirms that forced air or heatsinking is essential for >1 W continuous dissipation in enclosed environments.
TK4P55D(T6RSS-Q) Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- π-MOSVII
- Package/Case:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 550 V
- Current - Continuous Drain (Id) @ 25°C:
- 4A (Ta)
- Drive Voltage (Max Rds On, Min Rds On):
- 10V
- Rds On (Max) @ Id, Vgs:
- 1.88Ohm @ 2A, 10V
- Vgs(th) (Max) @ Id:
- 4.4V @ 1mA
- Gate Charge (Qg) (Max) @ Vgs:
- 11 nC @ 10 V
- Vgs (Max):
- ±30V
- Input Capacitance (Ciss) (Max) @ Vds:
- 490 pF @ 25 V
- FET Feature:
- -
- Power Dissipation (Max):
- 80W (Tc)
- Operating Temperature:
- 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DPAK
TK4P55D(T6RSS-Q) FAQ
1.How can I place an order for TK4P55D(T6RSS-Q) through Aetrix?
Please submit a Request for Quotation (RFQ) for TK4P55D(T6RSS-Q) on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TK4P55D(T6RSS-Q) reliable?
The price and inventory of TK4P55D(T6RSS-Q) are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TK4P55D(T6RSS-Q) is usually 5 days.
3.What payment methods are accepted for TK4P55D(T6RSS-Q)?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TK4P55D(T6RSS-Q) transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TK4P55D(T6RSS-Q)?
TK4P55D(T6RSS-Q) orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TK4P55D(T6RSS-Q) order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TK4P55D(T6RSS-Q)?
For technical support, including TK4P55D(T6RSS-Q) datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TK4P55D(T6RSS-Q) requirements.
6.How does Aetrix verify that TK4P55D(T6RSS-Q) is sourced from the original manufacturer or authorized distributors?
All TK4P55D(T6RSS-Q) products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TK4P55D(T6RSS-Q) meets industry standards.
7.What is the process for return or replacement of TK4P55D(T6RSS-Q)?
All TK4P55D(T6RSS-Q) units undergo pre-shipment inspection (PSI). If there is an issue with TK4P55D(T6RSS-Q), returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TK4P55D(T6RSS-Q) part is unused and in its original packaging.
Return procedure for TK4P55D(T6RSS-Q):
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TK4P55D(T6RSS-Q) Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

