Toshiba Semiconductor and Storage TPH2R104PL,LQ
- Part No.:
- TPH2R104PL,LQ
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- FETs, MOSFETs
- Package:
- 8-PowerVDFN
- Datasheet:
-
TPH2R104PL,LQ.pdf
- Description:
- MOSFET N-CH 40V 100A 8SOP
- Quantity:
- Payment:

- Shipping:

Inventory:11,371
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPH2R104PL from Toshiba Electronic Devices & Storage Corporation is a silicon N-channel power MOSFET in the U-MOSⅧ-H family, designed for high-current, low-voltage switching in synchronous rectification stages. It delivers RDS(ON) = 1.6 mΩ (typ.) at VGS = 10 V, supports 100 A DC drain current, and features QSW = 21 nC and Qoss = 46 nC for high-efficiency DC-DC converters operating up to 40 V input.
For engineers reviewing the TPH2R104PL datasheet, TPH2R104PL pinout, TPH2R104PL application, or TPH2R104PL equivalent, key selection criteria include its SOP Advance package thermal performance (Rth(ch-c) = 1.29 °C/W), gate threshold range (1.4–2.4 V), and verified suitability for 50 A continuous switching in buck converter high-side/low-side configurations.
Technical Context
This MOSFET employs Toshiba's U-MOSⅧ-H trench-gate process to minimize conduction and switching losses simultaneously. Its low Qgd/Qg ratio (19/78 nC) enables fast, controllable turn-off with reduced Miller-induced shoot-through risk in hard-switched topologies.
The device integrates a robust body diode with trr = 44 ns and Qrr = 42 nC, supporting synchronous rectification without external Schottky diodes in 12 V–48 V intermediate bus converters where reverse recovery loss must be minimized.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDSS | 40 V - Maximum blocking voltage compatible with 36 V nominal industrial and telecom input rails. |
| RDS(ON) | 1.6 mΩ (typ. @ VGS = 10 V) - Enables ≤160 mW conduction loss at 100 A, critical for <1% efficiency loss in high-current POL modules. |
| QSW | 21 nC (typ.) - Reduces gate drive power and allows use of smaller, lower-cost gate drivers in MHz-range converters. |
| Qoss | 46 nC (typ.) - Limits turn-off energy loss during hard switching, directly improving efficiency above 300 kHz. |
| ID (DC) | 100 A - Rated for continuous operation with proper heatsinking; limited by package (SOP Advance) thermal capacity. |
| Vth | 1.4–2.4 V - Ensures reliable enhancement-mode turn-on with standard 3.3 V or 5 V logic-level gate drivers. |
| PD (Tc = 25°C) | 116 W - Reflects maximum steady-state power dissipation when mounted on a low-thermal-resistance heatsink. |
Pinout & Package
TPH2R104PL uses the SOP Advance surface-mount package (TOSHIBA designation: 2-5Q1S), an 8-pin thermally enhanced variant of SOP with exposed drain paddle for improved heat transfer. The package measures 5.0 × 6.0 × 1.0 mm and weighs 0.069 g.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 | Source | Common source node for internal parallel die; connects to PCB ground plane for lowest inductance return path. |
| 4 | Gate | Control terminal requiring <2.4 V threshold; sensitive to ESD-requires gate resistor and TVS protection in layout. |
| 5, 6, 7, 8 | Drain | High-current output node tied to exposed copper paddle; must be soldered to large thermal pad for Rth(ch-c) = 1.29 °C/W performance. |
Key Features
| Feature | Design Value |
|---|---|
| U-MOSⅧ-H trench architecture | Enables simultaneous optimization of RDS(ON) and Qg, reducing both conduction and switching losses beyond prior U-MOS generations. |
| Low Qgd/Qg ratio | 24% (19/78 nC) - Improves controllability during Miller plateau, enabling stable operation in high-dV/dt environments like LLC resonant converters. |
| Enhancement-mode Vth | 1.4–2.4 V - Guarantees zero conduction at 0 V gate bias and full turn-on with standard microcontroller GPIO or PWM controller outputs. |
| Robust body diode | trr = 44 ns, Qrr = 42 nC - Supports synchronous rectification without external diode in 48 V–12 V step-down converters with minimal reverse recovery loss. |
| Thermally optimized SOP Advance | Exposed drain paddle + 8-pin layout - Delivers 116 W power dissipation capability while maintaining standard SOP footprint compatibility. |
Applications
| Server VRM Power Stage | Industrial 48 V DC-DC Converter |
|---|---|
Use Scenario: High-density 400 A+ multiphase buck converter supplying CPU/GPU core voltage in AI accelerator servers. IC Role / Device Role / Timing Role: Low-side synchronous rectifier MOSFET operating at 500 kHz–1 MHz with 50 A per phase. Use Value: 1.6 mΩ RDS(ON) reduces conduction loss by >30% vs. legacy 2.8 mΩ devices, directly lowering junction temperature and improving phase current derating margin. | Use Scenario: Isolated 48 V-to-12 V intermediate bus converter in programmable logic controllers (PLCs) and motor drives. IC Role / Device Role / Timing Role: Primary-side active clamp switch and secondary-side synchronous rectifier in active-clamp forward topology. Use Value: 40 V VDSS and 100 A ID rating enable single-device implementation across both primary and secondary sides, simplifying BOM and layout. |
| Telecom Rectifier Module | Automotive ADAS Power Supply |
Use Scenario: 3 kW telecom rectifier with distributed power architecture feeding 54 V backplane. IC Role / Device Role / Timing Role: Output synchronous rectifier in interleaved LLC resonant converter stage. Use Value: Qoss = 46 nC minimizes turn-off loss during zero-voltage switching transitions, sustaining >97% peak efficiency at full load. | Use Scenario: 12 V auxiliary power supply for radar ECU and camera module in Level 2+ ADAS systems. IC Role / Device Role / Timing Role: High-side switch in compact 150 kHz buck regulator powering image signal processor (ISP) and SoC. Use Value: Vth range (1.4–2.4 V) ensures clean turn-on with automotive-grade 3.3 V MCU outputs, eliminating need for level-shifting circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IRLHS6342TRPBF | RDS(ON) = 2.0 mΩ @ 4.5 V; Qg = 32 nC; SO-8 package (non-exposed drain) | Lower gate drive voltage compatibility but higher conduction loss and inferior thermal performance | Prefer when 4.5 V gate drive is mandatory and thermal budget allows ≥25% higher RDS(ON) loss |
| DMTH4007LPSQ-13 | RDS(ON) = 1.8 mΩ @ 10 V; QSW = 28 nC; PowerDI 5060 package (exposed drain) | Slightly higher switching charge and different footprint; rated for automotive AEC-Q101 | Select for automotive-qualified designs requiring same RDS(ON) class but needing qualification documentation |
Compared with IRLHS6342TRPBF and DMTH4007LPSQ-13, the TPH2R104PL offers the lowest combined RDS(ON)/QSW figure-of-merit (33.6 mΩ·nC) in its class, delivering superior efficiency in high-frequency, high-current POL converters where thermal resistance and switching loss dominate system loss budget.
Availability
TPH2R104PL is available at Aetrix Electronics and suitable for server VRM power stages, industrial 48 V DC-DC converters, and telecom rectifier modules requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TPH2R104PL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation is a Japanese semiconductor manufacturer specializing in power devices, logic ICs, and storage solutions, with decades of expertise in MOSFET process innovation.
The TPH2R104PL belongs to Toshiba's U-MOSⅧ-H power MOSFET product line, engineered specifically for high-efficiency, high-current DC-DC conversion in datacenter, telecom, and industrial power supplies where low RDS(ON) and fast switching are critical.
FAQ
What is the maximum continuous drain current rating for the TPH2R104PL?
The TPH2R104PL is rated for 100 A DC drain current under case temperature (Tc) = 25°C conditions. This rating is limited by package thermal capability-not silicon-so actual usable current depends on PCB copper area, heatsinking, and ambient temperature. At Tc = 100°C, the derated continuous current drops to approximately 55 A per Toshiba's Safe Operating Area curve.
Does the TPH2R104PL require a gate driver IC, or can it be driven directly by a microcontroller?
The TPH2R104PL can be driven directly by a 3.3 V or 5 V microcontroller GPIO only if peak current demand is low and switching frequency is below 100 kHz. Its gate threshold (1.4–2.4 V) ensures turn-on, but full enhancement requires ≥4.5 V for low RDS(ON). For 50 A switching at >200 kHz, a dedicated gate driver (e.g., TC4427) is required to deliver the 78 nC total gate charge within nanoseconds and avoid shoot-through.
What is the thermal resistance from channel to case (Rth(ch-c)) for the TPH2R104PL, and how should it be applied in thermal design?
The TPH2R104PL has Rth(ch-c) = 1.29 °C/W when mounted on a low-thermal-resistance heatsink or thick copper plane. This value applies only when the exposed drain paddle is fully soldered to a thermally optimized PCB pad. To calculate junction temperature: Tj = Tc + (Pdiss × 1.29). For example, at 50 W dissipation and Tc = 80°C, Tj = 144.5°C-within the 175°C absolute max limit.
Is the TPH2R104PL suitable for synchronous rectification in a 48 V to 12 V LLC converter?
Yes-the TPH2R104PL is well-suited for secondary-side synchronous rectification in 48 V-to-12 V LLC converters. Its 40 V VDSS, low Qoss (46 nC), and fast body diode (trr = 44 ns) minimize turn-off loss and reverse recovery stress during ZVS transitions. Designers must ensure gate timing avoids cross-conduction and that layout minimizes source inductance to preserve switching speed.
How does the TPH2R104PL's Qgd/Qg ratio impact its performance in hard-switched topologies?
The TPH2R104PL's Qgd/Qg ratio of 24% (19 nC / 78 nC) significantly improves controllability in hard-switched topologies like buck or flyback. A low ratio shortens the Miller plateau duration, reducing sensitivity to dV/dt-induced false turn-on and enabling tighter dead-time control-critical for preventing shoot-through in high-side/low-side half-bridge configurations using the TPH2R104PL.
TPH2R104PL,LQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- U-MOSIX-H
- Package/Case:
- 8-PowerVDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 40 V
- Current - Continuous Drain (Id) @ 25°C:
- 100A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 4.5V, 10V
- Rds On (Max) @ Id, Vgs:
- 2.1mOhm @ 50A, 10V
- Vgs(th) (Max) @ Id:
- 2.4V @ 500µA
- Gate Charge (Qg) (Max) @ Vgs:
- 78 nC @ 10 V
- Vgs (Max):
- ±20V
- Input Capacitance (Ciss) (Max) @ Vds:
- 6230 pF @ 20 V
- FET Feature:
- -
- Power Dissipation (Max):
- 830mW (Ta), 116W (Tc)
- Operating Temperature:
- 175°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOP Advance (5x5)
TPH2R104PL,LQ FAQ
1.How can I place an order for TPH2R104PL,LQ through Aetrix?
Please submit a Request for Quotation (RFQ) for TPH2R104PL,LQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPH2R104PL,LQ reliable?
The price and inventory of TPH2R104PL,LQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPH2R104PL,LQ is usually 5 days.
3.What payment methods are accepted for TPH2R104PL,LQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPH2R104PL,LQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPH2R104PL,LQ?
TPH2R104PL,LQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPH2R104PL,LQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPH2R104PL,LQ?
For technical support, including TPH2R104PL,LQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPH2R104PL,LQ requirements.
6.How does Aetrix verify that TPH2R104PL,LQ is sourced from the original manufacturer or authorized distributors?
All TPH2R104PL,LQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPH2R104PL,LQ meets industry standards.
7.What is the process for return or replacement of TPH2R104PL,LQ?
All TPH2R104PL,LQ units undergo pre-shipment inspection (PSI). If there is an issue with TPH2R104PL,LQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPH2R104PL,LQ part is unused and in its original packaging.
Return procedure for TPH2R104PL,LQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPH2R104PL,LQ Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

