Texas Instruments TPS1101D
- Part No.:
- TPS1101D
- Manufacturer:
- Texas Instruments
- Category:
- FETs, MOSFETs
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS1101D.pdf
- Description:
- MOSFET P-CH 15V 2.3A 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:69
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS1101D from Texas Instruments is a single P-channel enhancement-mode MOSFET optimized as a high-side load switch for 3-V/5-V battery-powered systems. It features 0.09 Ω typical rDS(on) at VGS = –10 V, –1.5 V maximum VGS(th), TTL/CMOS-compatible input, no external VCC requirement, and ESD protection up to 2 kV per MIL-STD-883C Method 3015. It serves in notebook power distribution and portable device load management.
For engineers reviewing the TPS1101D datasheet, TPS1101D pinout, TPS1101D application, or TPS1101D equivalent, key selection criteria include its SOIC-8 package compatibility, low-threshold gate drive for 3-V logic, high-side switching capability without level-shifting, and thermal performance under continuous 2.3-A drain current at 25°C ambient.
Technical Context
The TPS1101D operates as a high-side switch using P-channel topology, enabling direct connection between battery rail and load with gate driven by microcontroller I/O. Its LinBiCMOS process ensures low leakage (IDSS ≤ 0.5 µA at 25°C) and fast switching (tr = 5.5 ns typical), supporting PWM-controlled power delivery in space-constrained portable designs.
It integrates internal ESD protection on all pins and requires all source terminals to be connected together and all drain terminals tied-reflecting its multi-source/multi-drain SOIC-8 layout. Absolute maximum ratings specify –15 V VDS, –15 V VGS, and 150°C junction temperature, with thermal derating based on RθJA = 158°C/W on FR4 board.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| rDS(on) typ | 0.09 Ω at VGS = –10 V, ID = –2.5 A - enables <100 mW conduction loss at 1 A load current |
| VGS(th) max | –1.5 V - guarantees turn-on with standard 3-V CMOS/TTL logic high |
| ID continuous | ±2.30 A at TA = 25°C (SOIC-D) - supports sustained load currents in handheld power rails |
| ESD rating | 2 kV HBM per MIL-STD-883C Method 3015 - provides robustness against handling and board-level transients |
| Switching speed | tr = 5.5 ns typical - suitable for high-frequency PWM control up to several MHz |
| Package | SOIC-8 (D package) - industry-standard footprint compatible with legacy P-channel MOSFET layouts |
| Leakage | IDSS ≤ 0.5 µA at VDS = –12 V, TJ = 25°C - minimizes standby battery drain in always-on systems |
Pinout & Package
TPS1101D uses the SOIC-8 (D) package: 3.9 mm × 4.9 mm × 1.75 mm body, 1.27 mm pitch, plastic dual in-line with gull-wing leads. Pin 1 is located at top-left corner when notch faces upward.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | Source | All internally connected - must be externally shorted to common source node for full current rating |
| 5 | Gate | Control input; accepts 0 V to –3 V logic for full enhancement; no level shifter needed for 3-V MCU |
| 6, 7, 8, 1 | Drain | All internally connected - must be externally shorted to common drain/load node; pin 1 serves dual role (source + drain terminal) |
Key Features
| Feature | Design Value |
|---|---|
| 3-V logic compatible gate threshold | VGS(th) ≤ –1.5 V ensures reliable turn-on with 3-V microcontroller outputs without pull-up or charge pump |
| No external VCC required | Self-contained high-side switch architecture eliminates auxiliary supply and associated BOM cost |
| Multi-terminal source/drain configuration | Four-source/four-drain layout in SOIC-8 reduces package resistance and improves thermal spreading |
| Low rDS(on) at low VGS | 198 mΩ max at VGS = –3 V, ID = –0.5 A - maintains efficiency even under marginal gate drive |
| MIL-STD-883C ESD protection | 2 kV HBM rating allows direct integration into consumer handheld PCBs without added TVS diodes |
Applications
| Notebook Load Management | Cellular Phone Output Drive |
|---|---|
Use Scenario: Power sequencing and load isolation for CPU core voltage, display backlight, or USB peripheral rails in ultra-thin notebooks. IC Role / Device Role / Timing Role: High-side power switch controlled by embedded controller GPIO; enables/disables 3.3-V or 5-V domain on demand. Use Value: Extends battery life via sub-µA IDSS leakage and eliminates need for discrete level-shifting circuitry. | Use Scenario: GaAs FET amplifier bias control and RF front-end power gating in GSM/CDMA handsets. IC Role / Device Role / Timing Role: High-side switch driving charge-pump-generated negative bias rail for GaAs amplifier stage. Use Value: Fast 5.5-ns rise time supports precise timing-critical enable/disable of RF power stages during transmit/receive transitions. |
| PCMCIA Card Power Control | PDA Battery Protection Circuit |
Use Scenario: Hot-swap power enable for PCMCIA Type II cards in portable workstations and industrial PDAs. IC Role / Device Role / Timing Role: Inrush-limited high-side switch isolating card VCC from host bus during insertion/removal. Use Value: Low rDS(on) minimizes voltage drop across switch, preserving regulated 3.3-V rail integrity under peak 2-A card loads. | Use Scenario: Secondary over-discharge protection and system power gating in lithium-ion powered PDAs. IC Role / Device Role / Timing Role: High-side disconnect switch placed between battery pack and main PMIC input. Use Value: –1.5 V VGS(th) allows direct control from low-power supervisor IC with 3-V output, reducing component count. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-side P-channel MOSFET switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si2301DS | SOT-23-3 package, 0.14 Ω rDS(on) at –4.5 V, lower ID rating (2.4 A pulsed only) | Space-constrained single-load applications; lacks multi-terminal layout for high-current paths | Choose for minimal footprint where 2.3-A continuous current is not required and SOIC-8 layout is unavailable |
| DMN2053L | SOT-223 package, 0.075 Ω rDS(on) at –4.5 V, higher thermal mass but larger footprint | Better thermal performance in high-ambient environments; incompatible pinout with SOIC-8 board layouts | Prefer when board-level thermal dissipation exceeds 158°C/W limits of SOIC-D and re-layout is feasible |
Compared with Si2301DS and DMN2053L, the TPS1101D uniquely combines SOIC-8 pin compatibility with multi-source/multi-drain construction, enabling higher current density and legacy design reuse without sacrificing 3-V logic drive or ESD robustness.
Availability
TPS1101D is available at Aetrix Electronics and suitable for notebook computers, cellular telephones, PCMCIA cards, and PDA battery management systems requiring stable component supply and long-term industrial availability.
Supply support for TPS1101D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog, embedded processing, and digital signal technologies since 1930.
The TPS1101D belongs to TI's LinBiCMOS high-side power switch family, engineered specifically for low-voltage, high-efficiency power distribution in portable battery-operated equipment where size, leakage, and logic compatibility are critical.
FAQ
What is the maximum continuous drain current for TPS1101D at 25°C ambient?
The TPS1101D supports ±2.30 A continuous drain current at TA = 25°C in the SOIC-D package, derating linearly above 25°C based on RθJA = 158°C/W. This rating assumes proper PCB copper area and no forced airflow. At 125°C ambient, the continuous current drops to ±1.04 A per datasheet Section 3.
Does TPS1101D require an external gate driver or level shifter for 3-V microcontroller control?
No, the TPS1101D does not require an external gate driver or level shifter. Its maximum VGS(th) of –1.5 V ensures full enhancement with standard 3-V CMOS/TTL logic high outputs. The device is explicitly designed for direct interface with 3-V microcontrollers, eliminating auxiliary components and saving board space.
How are the multiple source and drain pins configured internally in TPS1101D?
In the TPS1101D, pins 1–4 are internally connected to form a common source node, and pins 6–8 plus pin 1 (shared) are internally connected to form a common drain node. Datasheet Figure D PACKAGE (top view) confirms this layout. All source terminals must be externally shorted, and all drain terminals must be externally shorted to achieve rated current and thermal performance.
What is the thermal resistance (RθJA) of TPS1101D, and how does it affect power dissipation?
The TPS1101D has a junction-to-ambient thermal resistance (RθJA) of 158°C/W when mounted on a standard FR4 board with no special thermal enhancements. This value determines allowable power dissipation: at 25°C ambient, the 791 mW power rating yields a 125°C junction rise. Derating begins above 25°C at 6.33 mW/°C, limiting usable power in high-temperature environments.
Is TPS1101D RoHS compliant and what is its moisture sensitivity level?
Yes, TPS1101D is RoHS compliant (lead finish: NiPdAu) and carries a JEDEC MSL Level-1 rating with unlimited floor life at ≤30°C/60% RH. It is qualified for peak reflow temperatures up to 260°C, making it compatible with standard lead-free soldering processes without baking requirements prior to assembly.
TPS1101D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- FET Type:
- P-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 15 V
- Current - Continuous Drain (Id) @ 25°C:
- 2.3A (Ta)
- Drive Voltage (Max Rds On, Min Rds On):
- 2.7V, 10V
- Rds On (Max) @ Id, Vgs:
- 90mOhm @ 2.5A, 10V
- Vgs(th) (Max) @ Id:
- 1.5V @ 250µA
- Gate Charge (Qg) (Max) @ Vgs:
- 11.25 nC @ 10 V
- Vgs (Max):
- +2V, -15V
- Input Capacitance (Ciss) (Max) @ Vds:
- -
- FET Feature:
- -
- Power Dissipation (Max):
- 791mW (Ta)
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
TPS1101D FAQ
1.How can I place an order for TPS1101D through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS1101D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS1101D reliable?
The price and inventory of TPS1101D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS1101D is usually 5 days.
3.What payment methods are accepted for TPS1101D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS1101D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS1101D?
TPS1101D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS1101D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS1101D?
For technical support, including TPS1101D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS1101D requirements.
6.How does Aetrix verify that TPS1101D is sourced from the original manufacturer or authorized distributors?
All TPS1101D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS1101D meets industry standards.
7.What is the process for return or replacement of TPS1101D?
All TPS1101D units undergo pre-shipment inspection (PSI). If there is an issue with TPS1101D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS1101D part is unused and in its original packaging.
Return procedure for TPS1101D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS1101D Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

