Taiwan Semiconductor Corporation TSM900N06CP ROG
- Part No.:
- TSM900N06CP ROG
- Manufacturer:
- Taiwan Semiconductor Corporation
- Category:
- FETs, MOSFETs
- Package:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Datasheet:
-
TSM900N06CP ROG.pdf
- Description:
- MOSFET N-CHANNEL 60V 11A TO252
- Quantity:
- Payment:

- Shipping:

Inventory:5,207
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TSM900N06CP from Taiwan Semiconductor is an N-channel power MOSFET rated for 60V drain-source voltage, 11A continuous drain current at TC = 25°C, and 90mΩ RDS(on) at VGS = 10V. It features logic-level gate drive (VGS(th) = 1.2–2.5V), fast switching (td(on) = 6.7ns, tf = 1.8ns), and is optimized for DC-DC converters and motor/solenoid drivers.
For engineers reviewing the TSM900N06CP datasheet, TSM900N06CP pinout, TSM900N06CP application, or TSM900N06CP equivalent, key selection criteria include its 4.5V-rated RDS(on) of 100mΩ, 9.5nC total gate charge, TO-252 package thermal resistance (RθJC = 5°C/W), and UIS-tested ruggedness - all critical for high-efficiency, space-constrained power stages.
Technical Context
The TSM900N06CP operates as a unidirectional, enhancement-mode N-channel switch with a breakdown voltage of 60V and a gate threshold voltage range of 1.2–2.5V, enabling direct interface with 3.3V/5V microcontrollers. Its dynamic parameters - including Ciss = 553.4pF, Qgd = 1.4nC, and low reverse recovery charge (Qrr = 7.7nC) - support high-frequency synchronous rectification and hard-switched topologies.
Thermally, it delivers 25W power dissipation at TC = 25°C with RθJC = 5°C/W, and its SOA curve supports single-pulse avalanche energy of 25mJ (L = 1mH). The body diode exhibits VSD = 1.2V at IS = 1A and trr = 12.5ns under specified di/dt conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS | 60V - Maximum blocking voltage before avalanche; defines upper limit for input/output rail in buck, boost, and half-bridge designs. |
| RDS(on) @ VGS = 10V | 90mΩ - Conduction loss of ~81mW at 3A DC load; enables high-efficiency operation in 12V-input DC-DC stages. |
| RDS(on) @ VGS = 4.5V | 100mΩ - Confirmed logic-level drive compatibility with standard 3.3V GPIOs; ensures full enhancement without level-shifting. |
| Qg | 9.5nC - Gate drive energy requirement determines driver strength needed; compatible with low-power gate drivers like TC4420. |
| tf / tr | 1.8ns / 2.8ns - Fast edge rates reduce switching losses in >500kHz converters; minimizes overlap conduction loss. |
| RθJC | 5°C/W - Enables 25W dissipation with ≤125°C junction rise above case; supports compact heatsinking on DPAK drain pads. |
Pinout & Package
Package: TO-252 (DPAK), surface-mount, single-drain-tab configuration with exposed drain pad for thermal and electrical connection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (Source) | Source terminal of N-channel channel | Reference node for gate drive; connects to low-side return path; carries full load current in low-side switch configurations. |
| Pin 2 (Gate) | Control electrode | High-impedance input requiring <100nA leakage; driven by logic-level signal; layout must minimize inductance to suppress ringing. |
| Pin 3 (Drain) | Power output terminal | Connected to exposed copper tab; carries switched high-side or output current; must be soldered to large PCB copper area for thermal management. |
Key Features
| Feature | Design Value |
|---|---|
| 100% UIS tested | Guarantees single-pulse avalanche robustness up to 25mJ - eliminates need for external snubbers in inductive load switching. |
| Logic-level gate drive | VGS(th) max = 2.5V and RDS(on) = 100mΩ @ 4.5V enable direct MCU/GPIO control without gate driver ICs. |
| Fast switching performance | td(off) = 17.1ns and Qgd = 1.4nC reduce Miller plateau time - critical for ZVS/ZCS resonant converter efficiency. |
| RoHS & Halogen-Free | Complies with IEC 61249-2-21; suitable for consumer, industrial, and automotive-qualified assemblies requiring green material compliance. |
Applications
| DC-DC Converters | Solenoid Drivers |
|---|---|
Use Scenario: Synchronous buck regulator in point-of-load (POL) supply for FPGA or ASIC core voltage. IC Role / Device Role / Timing Role: Low-side synchronous rectifier switch operating at 500kHz–1MHz with 12V input and 1.2V/10A output. Use Value: 90mΩ RDS(on) and 9.5nC Qg minimize conduction + switching losses, achieving >94% efficiency at full load. | Use Scenario: 24V solenoid actuation circuit with PWM-controlled hold current and peak pull-in current. IC Role / Device Role / Timing Role: High-current, logic-driven switch handling 11A pulsed (IDM = 44A) and sustaining 7A continuous at 100°C case temperature. Use Value: UIS-tested ruggedness prevents failure during inductive kickback; fast tf = 1.8ns limits voltage overshoot across solenoid coil. |
| Motor Drivers | Industrial Power Supplies |
Use Scenario: H-bridge half-bridge leg in 24V brushed DC motor controller for robotics or automation. IC Role / Device Role / Timing Role: N-channel high-side or low-side switch in dual-MOSFET bridge; driven by isolated gate driver or bootstrap circuit. Use Value: 60V VDS accommodates back-EMF spikes; 100mΩ @ 4.5V ensures full turn-on with 5V logic controllers. | Use Scenario: Primary-side switch in offline flyback or secondary-side synchronous rectifier in 48V telecom PSU. IC Role / Device Role / Timing Role: Power switch in constant-voltage/constant-current regulated output stage with thermal cycling stress. Use Value: RθJC = 5°C/W and TJ range of –55°C to +150°C ensure reliability across wide ambient and load transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar N-channel power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STP90NF06L | RDS(on) = 9mΩ @ 10V (lower), but VGS(th) = 2.0–4.0V (less logic-compatible); TO-220 package. | Higher current density but requires higher gate drive voltage; unsuitable for 3.3V-only systems. | Prefer when board space allows TO-220 and gate drive ≥5V is available; avoid if logic-level drive is mandatory. |
| IRLZ44NPBF | RDS(on) = 28mΩ @ 5V, Qg = 34nC (higher), TO-220 package; no UIS rating specified. | Better RDS(on) at low VGS, but slower switching and no avalanche testing - risk in inductive loads. | Select only for low-frequency (<100kHz), non-inductive switching where gate drive headroom exists and ruggedness is not critical. |
Compared with STP90NF06L and IRLZ44NPBF, the TSM900N06CP uniquely balances logic-level drive (≤2.5V VGS(th)), verified UIS ruggedness, and TO-252 thermal performance - making it optimal for compact, high-reliability 4.5V–10V gate-driven power stages where layout space and avalanche immunity are constrained.
Availability
TSM900N06CP is available at Aetrix Electronics and suitable for DC-DC converters, solenoid drivers, and motor control applications requiring stable component supply, consistent parametric performance, and RoHS-compliant packaging.
Supply support for TSM900N06CP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Taiwan Semiconductor Corporation (TSC) is a vertically integrated analog and power semiconductor manufacturer headquartered in Hsinchu, Taiwan, serving industrial, computing, and consumer markets since 1992.
The TSM900N06CP belongs to TSC's logic-level N-channel MOSFET product line, engineered specifically for high-efficiency, space-constrained power conversion in 3.3V/5V-controlled systems - emphasizing ruggedness, low gate charge, and thermally efficient DPAK packaging.
FAQ
What is the maximum continuous drain current for the TSM900N06CP at 100°C case temperature?
The TSM900N06CP supports 7A continuous drain current at TC = 100°C, as specified in its Absolute Maximum Ratings table. This derating reflects thermal limitations of the TO-252 package and ensures safe operation within the –55°C to +150°C junction temperature range. Designers must verify PCB copper area and airflow to maintain TC ≤ 100°C under full load. The TSM900N06CP datasheet confirms this value under Note 1: "Limited by maximum junction temperature."
Does the TSM900N06CP have avalanche capability, and is it tested?
Yes, the TSM900N06CP is 100% UIS (Unclamped Inductive Switching) tested per datasheet Feature list and Absolute Maximum Ratings. It guarantees single-pulse avalanche energy of 25mJ (EAS) with L = 1mH, VGS = 10V, and RG = 25Ω at TJ = 25°C. This validated ruggedness allows reliable use in solenoid, relay, and motor drive circuits without external clamping components. The TSM900N06CP specification explicitly references this test in Note 3.
What is the gate threshold voltage range for the TSM900N06CP, and how does it support logic-level operation?
The TSM900N06CP has a gate threshold voltage (VGS(th)) range of 1.2V to 2.5V at ID = 250µA, confirming true logic-level compatibility. This allows full enhancement with 3.3V or 5V microcontroller outputs without level-shifting. At VGS = 4.5V, it achieves RDS(on) = 100mΩ - a key design value verified in Electrical Characteristics. The TSM900N06CP thus supports direct GPIO drive in battery-powered and low-voltage control systems.
Can the TSM900N06CP be used in synchronous rectification applications?
Yes, the TSM900N06CP is suitable for synchronous rectification due to its low RDS(on) (90mΩ @ 10V), fast switching (tr = 2.8ns, tf = 1.8ns), and low Qgd = 1.4nC - all reducing conduction and switching losses. Its body diode has VSD = 1.2V and trr = 12.5ns, enabling efficient reverse recovery in buck and flyback topologies. The TSM900N06CP datasheet provides gate-charge and capacitance curves essential for gate driver timing design.
What is the moisture sensitivity level (MSL) rating for the TSM900N06CP?
The TSM900N06CP is rated MSL Level 3 per J-STD-020, meaning it may be stored for up to 168 hours (7 days) at ≤30°C/60% RH before reflow. This applies to its TO-252 (DPAK) package and requires standard baking protocols if floor life is exceeded. The MSL rating is explicitly noted in the Product Summary section of the TSM900N06CP datasheet and impacts assembly planning for high-volume SMT lines.
TSM900N06CP ROG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Taiwan Semiconductor Corporation
- Series:
- -
- Package/Case:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- MOSFET (Metal Oxide)
- Drain to Source Voltage (Vdss):
- 60 V
- Current - Continuous Drain (Id) @ 25°C:
- 11A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 4.5V, 10V
- Rds On (Max) @ Id, Vgs:
- 90mOhm @ 6A, 10V
- Vgs(th) (Max) @ Id:
- 2.5V @ 250µA
- Gate Charge (Qg) (Max) @ Vgs:
- 9.3 nC @ 10 V
- Vgs (Max):
- ±20V
- Input Capacitance (Ciss) (Max) @ Vds:
- 500 pF @ 15 V
- FET Feature:
- -
- Power Dissipation (Max):
- 25W (Tc)
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TO-252 (DPAK)
TSM900N06CP ROG FAQ
1.How can I place an order for TSM900N06CP ROG through Aetrix?
Please submit a Request for Quotation (RFQ) for TSM900N06CP ROG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TSM900N06CP ROG reliable?
The price and inventory of TSM900N06CP ROG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TSM900N06CP ROG is usually 5 days.
3.What payment methods are accepted for TSM900N06CP ROG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TSM900N06CP ROG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TSM900N06CP ROG?
TSM900N06CP ROG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TSM900N06CP ROG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TSM900N06CP ROG?
For technical support, including TSM900N06CP ROG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TSM900N06CP ROG requirements.
6.How does Aetrix verify that TSM900N06CP ROG is sourced from the original manufacturer or authorized distributors?
All TSM900N06CP ROG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TSM900N06CP ROG meets industry standards.
7.What is the process for return or replacement of TSM900N06CP ROG?
All TSM900N06CP ROG units undergo pre-shipment inspection (PSI). If there is an issue with TSM900N06CP ROG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TSM900N06CP ROG part is unused and in its original packaging.
Return procedure for TSM900N06CP ROG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TSM900N06CP ROG Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

.jpg)