Toshiba Semiconductor and Storage TW045Z120C,S1F
- Part No.:
- TW045Z120C,S1F
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- FETs, MOSFETs
- Package:
- TO-247-4
- Datasheet:
-
TW045Z120C,S1F.pdf
- Description:
- G3 1200V SIC-MOSFET TO-247-4L 4
- Quantity:
- Payment:

- Shipping:

Inventory:50
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TW045Z120C,S1F from Toshiba Electronic Devices & Storage Corporation is a silicon carbide (SiC) N-channel power MOSFET designed for high-efficiency, high-voltage switching in industrial DC-DC converters and voltage regulators. It delivers 1200 V drain-source breakdown voltage, 45 mΩ typical RDS(ON), integrated SiC Schottky body diode with −1.35 V forward voltage, and operates with gate threshold voltage of 3.0–5.0 V.
For engineers reviewing the TW045Z120C,S1F datasheet, TW045Z120C,S1F pinout, TW045Z120C,S1F application, or TW045Z120C,S1F equivalent, key selection criteria include its TO-247-4L(X) 4-pin package with dedicated source return pin, low switching losses (Eon = 368 µJ, Eoff = 98 µJ at 800 V/20 A), and thermal robustness up to 175 °C channel temperature.
Technical Context
This third-generation SiC MOSFET integrates a monolithic SiC Schottky barrier diode to eliminate reverse recovery charge (Qrr = 297 nC typ.) and enable zero-recovery switching in hard-commutated topologies. Its 45 mΩ RDS(ON) at 18 V VGS and 20 A ID supports high-power density designs while maintaining low conduction loss across temperature.
The device uses an enhancement-mode architecture with a high gate threshold (Vth = 3.0–5.0 V) to reduce susceptibility to spurious turn-on during fast dv/dt transients. Gate drive requires VGS_on = 18 V and VGS_off = 0 V, and its 4-pin TO-247-4L(X) layout separates source return (Pin 3) from main current path (Pin 2) to minimize gate loop inductance and improve switching stability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDSS | 1200 V - Enables use in 800 V bus systems with 50 % voltage margin for surge and transient immunity. |
| RDS(ON) | 45 mΩ (typ. at VGS = 18 V, ID = 20 A) - Delivers low conduction loss in high-current, high-frequency SMPS stages. |
| VDSF | −1.35 V (typ. at Tc = 25 °C) - Integrated SiC SBD enables efficient synchronous rectification without external diode. |
| Eon/Eoff | 368 µJ / 98 µJ (at VDD ≈ 800 V, ID = 20 A, RG = 4.7 Ω) - Low switching energy supports >100 kHz operation with minimal thermal stress. |
| Tch max | 175 °C - Allows sustained operation in compact heatsinked enclosures without derating below full rated current. |
| Rth(ch-c) | 0.824 °C/W - Enables direct mounting to heatsink for efficient thermal transfer in high-power inverters and PFC stages. |
| Qg | 57 nC (typ.) - Supports fast, controlled turn-on with standard gate drivers while limiting peak gate current requirements. |
Pinout & Package
Package: TO-247-4L(X), also designated 2-16M3A by Toshiba; thermally optimized 4-lead through-hole package with isolated gate-source return path and heatsink-connected drain (Pin 1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Drain) | Main power output terminal, electrically connected to heatsink | Provides low-inductance, low-thermal-resistance path for high-current switching node; must be mounted to heatsink for rated performance. |
| 2 (Source 1) | Main current return path for drain-source conduction | Carries full load current; connects to power ground plane to minimize voltage drop and noise coupling into control circuitry. |
| 3 (Source 2) | Dedicated gate driver return reference | Must be used exclusively as gate signal return to avoid gate loop inductance; not intended for power current routing. |
| 4 (Gate) | Control input for MOSFET channel activation | Receives 0 V / +18 V logic-level drive; requires low-impedance gate driver due to 57 nC total gate charge. |
Key Features
| Feature | Design Value |
|---|---|
| Monolithic SiC Schottky body diode | Eliminates reverse recovery (Qrr = 297 nC typ.), enabling zero-current switching in resonant topologies and reducing EMI. |
| High Vth (3.0–5.0 V) | Reduces risk of false turn-on during high dv/dt events common in SiC-based half-bridge configurations. |
| Low Coss (101 pF typ.) | Minimizes capacitive switching loss and improves efficiency in high-frequency (>100 kHz) hard-switched applications. |
| Enhancement-mode operation | Ensures default-off behavior for fail-safe system startup and fault containment in power supply and motor drive circuits. |
| TO-247-4L(X) 4-pin layout | Separates gate return (Pin 3) from power source (Pin 2), reducing gate loop inductance by >50 % versus standard 3-pin TO-247. |
Applications
| Industrial DC-DC Converters | Server & Telecom Power Supplies |
|---|---|
|
Use Scenario: High-efficiency 48 V–12 V intermediate bus converters operating at 200–500 kHz in datacenter PSUs. IC Role / Device Role / Timing Role: Primary-side high-side switch in asymmetric half-bridge or phase-shifted full-bridge topology. Use Value: 45 mΩ RDS(ON) and 368 µJ Eon enable >97 % efficiency at 1 kW output while maintaining <85 °C case temperature. |
Use Scenario: Front-end PFC stage in 3 kW telecom rectifiers handling universal AC input (90–264 VAC). IC Role / Device Role / Timing Role: Boost switch in continuous conduction mode (CCM) PFC with 100 kHz switching frequency. Use Value: 1200 V VDSS and low Qrr allow stable operation under line surges and reduce snubber losses by 40 % vs. Si counterparts. |
| Renewable Energy Inverters | EV Onboard Chargers |
|
Use Scenario: DC-link switching in 10 kW solar string inverters with unipolar modulation. IC Role / Device Role / Timing Role: High-voltage bridge arm switch in three-phase inverter leg with active clamping. Use Value: Integrated SiC SBD enables bidirectional conduction without external anti-parallel diodes, reducing BOM count and PCB area by 15 %. |
Use Scenario: Isolated DC-DC stage in 11 kW OBCs converting 400 V battery to 14 V auxiliary supply. IC Role / Device Role / Timing Role: Secondary-side synchronous rectifier in LLC resonant converter with ZVS operation. Use Value: −1.35 V VDSF reduces conduction loss by 30 % over Si MOSFETs, improving full-load efficiency from 92 % to 94.5 %. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SiC MOSFET switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STPSC45H12D | Same 1200 V/45 mΩ rating but TO-247-3L package; no dedicated gate return pin; higher Qrr (350 nC) | Lacks source separation; less suitable for high-dv/dt, high-frequency layouts requiring ultra-low gate loop inductance | Prefer TW045Z120C,S1F when gate drive stability and EMI reduction are critical in >300 kHz designs. |
| WOLFSPEED C3M0045120K | Identical 1200 V/45 mΩ spec; TO-247-4L package; slightly lower Vth (2.5–4.5 V); higher Eoff (112 µJ) | Compatible pinout but requires tighter gate drive timing control due to lower Vth margin | Prefer TW045Z120C,S1F where high-noise immunity and consistent turn-off behavior across temperature are required. |
Compared with STPSC45H12D and C3M0045120K, the TW045Z120C,S1F offers superior gate-loop inductance control via its dedicated Source 2 pin, lower reverse recovery charge, and wider Vth range-making it optimal for noise-sensitive, high-density power modules where reliability under fast transients is non-negotiable.
Availability
TW045Z120C,S1F is available at Aetrix Electronics and suitable for industrial DC-DC converters, server power supplies, and renewable energy inverters requiring stable component supply, long-term lifecycle support, and traceable sourcing from authorized channels.
Supply support for TW045Z120C,S1F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures high-reliability power semiconductors, focusing on SiC, IGBTs, and MOSFETs for industrial, automotive, and infrastructure applications.
The TW045Z120C,S1F belongs to Toshiba's third-generation SiC power MOSFET product line, engineered specifically for high-efficiency, high-voltage switching in next-generation power conversion systems demanding low loss, high thermal resilience, and robust gate drive behavior.
FAQ
What is the maximum continuous drain current rating for the TW045Z120C,S1F at 100 °C case temperature?
The TW045Z120C,S1F supports 30 A DC drain current at Tc = 100 °C, as specified in its Absolute Maximum Ratings table. This rating reflects thermal derating from the 40 A limit at Tc = 25 °C and ensures safe operation under sustained high-power conditions when properly heatsinked. The device's 0.824 °C/W channel-to-case thermal resistance enables this current capability without exceeding the 175 °C maximum channel temperature.
Does the TW045Z120C,S1F require a negative gate voltage for reliable turn-off?
No, the TW045Z120C,S1F does not require negative gate voltage for turn-off. Its recommended gate drive is VGS_on = +18 V and VGS_off = 0 V. The device's enhancement-mode design and 3.0–5.0 V gate threshold voltage ensure clean, stable turn-off at 0 V gate bias, eliminating the need for complex negative-bias gate drivers commonly used with older SiC devices.
How does the integrated SiC Schottky diode in the TW045Z120C,S1F affect reverse conduction behavior?
The TW045Z120C,S1F integrates a monolithic SiC Schottky barrier diode with −1.35 V typical forward voltage (VDSF) at 25 °C. This eliminates minority-carrier reverse recovery, resulting in near-zero Qrr (297 nC typ.) and trr < 54 ns. During reverse conduction, the device behaves like a low-loss, fast-recovery diode-ideal for synchronous rectification and bidirectional switching without external diodes.
Can the TW045Z120C,S1F be used in parallel configurations?
Yes, the TW045Z120C,S1F supports paralleling due to its positive temperature coefficient of RDS(ON), which promotes current sharing across multiple devices. However, careful attention must be paid to gate loop symmetry, source inductance matching, and thermal coupling. Its TO-247-4L(X) package-with separate gate return (Pin 3)-facilitates balanced gate drive layout, making it more suitable for paralleling than 3-pin alternatives.
What is the guaranteed maximum channel-to-case thermal resistance for the TW045Z120C,S1F?
The guaranteed maximum channel-to-case thermal resistance (Rth(ch-c)) for the TW045Z120C,S1F is 0.824 °C/W, per its Thermal Characteristics table. This value is measured under standardized mounting conditions and ensures predictable junction temperature rise under defined power dissipation-critical for thermal design validation in high-power applications such as PFC and DC-DC stages.
TW045Z120C,S1F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- -
- Package/Case:
- TO-247-4
- Packaging:
- Tube
- Product Status:
- Active
- FET Type:
- N-Channel
- Technology:
- SiCFET (Silicon Carbide)
- Drain to Source Voltage (Vdss):
- 1200 V
- Current - Continuous Drain (Id) @ 25°C:
- 40A (Tc)
- Drive Voltage (Max Rds On, Min Rds On):
- 18V
- Rds On (Max) @ Id, Vgs:
- 62mOhm @ 20A, 18V
- Vgs(th) (Max) @ Id:
- 5V @ 6.7mA
- Gate Charge (Qg) (Max) @ Vgs:
- 57 nC @ 18 V
- Vgs (Max):
- +25V, -10V
- Input Capacitance (Ciss) (Max) @ Vds:
- 1969 pF @ 800 V
- FET Feature:
- -
- Power Dissipation (Max):
- 182W (Tc)
- Operating Temperature:
- 175°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-247-4L(X)
TW045Z120C,S1F FAQ
1.How can I place an order for TW045Z120C,S1F through Aetrix?
Please submit a Request for Quotation (RFQ) for TW045Z120C,S1F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TW045Z120C,S1F reliable?
The price and inventory of TW045Z120C,S1F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TW045Z120C,S1F is usually 5 days.
3.What payment methods are accepted for TW045Z120C,S1F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TW045Z120C,S1F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TW045Z120C,S1F?
TW045Z120C,S1F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TW045Z120C,S1F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TW045Z120C,S1F?
For technical support, including TW045Z120C,S1F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TW045Z120C,S1F requirements.
6.How does Aetrix verify that TW045Z120C,S1F is sourced from the original manufacturer or authorized distributors?
All TW045Z120C,S1F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TW045Z120C,S1F meets industry standards.
7.What is the process for return or replacement of TW045Z120C,S1F?
All TW045Z120C,S1F units undergo pre-shipment inspection (PSI). If there is an issue with TW045Z120C,S1F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TW045Z120C,S1F part is unused and in its original packaging.
Return procedure for TW045Z120C,S1F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TW045Z120C,S1F Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

