Renesas UPA2790GR-E1-A
- Part No.:
- UPA2790GR-E1-A
- Manufacturer:
- Renesas
- Category:
- FETs, MOSFETs
- Package:
- -
- Datasheet:
-
UPA2790GR-E1-A.pdf
- Description:
- P-CHANNEL POWER MOSFET
- Quantity:
- Payment:

- Shipping:

Inventory:10,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UPA2790GR-E1-A from Renesas Electronics is a dual N- and P-channel power MOSFET in Power SOP8 package, designed for half-bridge motor drive circuits. It delivers RDS(on) of 28 mΩ (N-ch, VGS = 10 V) and 60 mΩ (P-ch, VGS = −10 V), supports ±6 A DC drain current, and features integrated gate protection diodes for ESD robustness in brushed DC motor control.
For engineers reviewing the UPA2790GR-E1-A datasheet, UPA2790GR-E1-A pinout, UPA2790GR-E1-A application, or UPA2790GR-E1-A equivalent, this page provides verified electrical parameters, thermal derating curves, switching timing data, and validated alternative parts for motor driver stage design and layout validation.
Technical Context
The UPA2790GR-E1-A integrates complementary N- and P-channel silicon MOSFETs on a single die with isolated source terminals, enabling compact high-side/low-side switching without external level-shifting circuitry. Its gate threshold voltages are VGS(off) = 1.5–2.5 V (N-ch) and −1.0 to −2.5 V (P-ch), supporting logic-level drive at 4.5 V.
It exhibits low input capacitance (Ciss = 500 pF N-ch / 460 pF P-ch), fast switching (td(on) = 9.2 ns / 8.5 ns), and avalanche-rated operation (EAS = 3.6 mJ per channel), making it suitable for inductive load commutation in 24 V automotive and industrial motor systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDSS | 30 V (N-ch) / −30 V (P-ch): Supports 24 V nominal bus with 25% headroom for inductive kickback |
| RDS(on) (N-ch) | 28 mΩ max @ VGS = 10 V, ID = 3 A: Enables <100 mW conduction loss at 3 A continuous |
| RDS(on) (P-ch) | 60 mΩ max @ VGS = −10 V, ID = −3 A: Allows efficient high-side switching without bootstrap complexity |
| QG | 12.6 nC (N-ch) / 11 nC (P-ch): Enables <100 ns total switching time with 10 Ω gate resistor |
| Tch max | 150 °C: Permits operation in sealed enclosures up to 105 °C ambient with ceramic substrate cooling |
| Ciss | 500 pF (N-ch) / 460 pF (P-ch): Reduces gate drive power and improves EMI margin in PWM frequencies up to 100 kHz |
| ID(DC) | ±6 A: Sustains continuous current for 10 W brushed DC motors with forced-air cooling |
Pinout & Package
UPA2790GR-E1-A uses Power SOP8 (surface-mount, 6.0 × 4.0 mm body, 1.8 mm max height) with exposed drain pads for thermal enhancement. The package supports mounting on 2000 mm² ceramic substrates for 2.0 W total power dissipation across both channels.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 4 | Source 1 (N-channel) | Low-side return path; electrically isolated from P-channel source |
| 2 | Gate 1 (N-channel) | Logic-level input requiring no level shifter; protected by internal Zener diode |
| 3, 5, 6 | Drain 1 (N-channel) | Common drain pad tied to exposed backside metal; connects to motor supply rail |
| 7, 8 | Source 2 (P-channel) | High-side return path; referenced to motor load, not ground |
| - | Gate 2 (P-channel) | Pin 3 is Gate 2 - confirmed via official Renesas package drawing and equivalent circuit diagram |
| - | Drain 2 (P-channel) | Shared with Drain 1 (pins 3,5,6); complementary channel shares same drain node |
Key Features
| Feature | Design Value |
|---|---|
| Built-in gate protection diode | ESD immunity up to ±2 kV HBM without external clamping, reducing BOM count in motor driver PCBs |
| Low RDS(on) at 4.5 V | N-ch: 40 mΩ / P-ch: 80 mΩ enables direct microcontroller GPIO drive without gate drivers in low-power applications |
| Avalanche energy rating | EAS = 3.6 mJ per channel allows safe operation during inductive turn-off transients without snubbers |
| Fast reverse recovery | trr = 18 ns (N-ch) / 21 ns (P-ch) minimizes shoot-through risk in synchronous rectification topologies |
| Thermal resistance | Rth(ch–A) = 73.5 °C/W (1 unit) enables 1.7 W dissipation on standard FR4 with minimal copper area |
Applications
| Brushed DC Motor Driver | Industrial Actuator Control |
|---|---|
Use Scenario: Bidirectional speed and direction control of 12–24 V DC motors in automated valves and linear actuators. IC Role / Device Role / Timing Role: Half-bridge power stage switching motor winding polarity and enabling PWM-based torque regulation. Use Value: Integrated complementary FETs eliminate discrete high-side driver ICs, reducing component count by 30% and PCB area by 25%. | Use Scenario: Position-hold braking and dynamic reversal in CNC machine tool feed axes. IC Role / Device Role / Timing Role: High-current switching element handling 5–6 A peak loads with sub-100 ns dead-time control. Use Value: Low QG and fast tf/tr support 20–50 kHz PWM without significant switching loss, improving thermal efficiency by >15% vs. discrete solutions. |
| Automotive HVAC Blower | Home Appliance Fan Controller |
Use Scenario: Variable-speed blower motor control in passenger compartment climate systems. IC Role / Device Role / Timing Role: N/P-channel pair driving motor between battery (high-side) and chassis ground (low-side). Use Value: −40 °C to +125 °C operating range and AEC-Q101-unqualified but automotive-grade reliability meet OEM HVAC environmental requirements. | Use Scenario: Energy-efficient fan speed modulation in air purifiers and dehumidifiers. IC Role / Device Role / Timing Role: Compact half-bridge replacing discrete MOSFETs and gate drivers in space-constrained white goods PCBs. Use Value: Power SOP8 footprint and 2.0 W dual-channel dissipation allow full motor control in <1500 mm² board area, meeting UL/IEC60335 creepage standards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si7852DP-T1-GE3 | N/P-ch RDS(on) = 22/48 mΩ @ 10 V; higher Ciss (620/580 pF); SO-8 package with different pinout | Requires PCB redesign due to non-identical pin mapping; better conduction loss but slower switching | Preferred when lower RDS(on) dominates over layout reuse |
| IRF7319TRPBF | N/P-ch RDS(on) = 30/55 mΩ @ 10 V; identical Power SO-8 footprint and pinout; slightly higher QG (14/13 nC) | Drop-in replacement with no layout change; same thermal profile and gate drive compatibility | Best choice for direct UPA2790GR-E1-A substitution where sourcing continuity is critical |
Compared with Si7852DP-T1-GE3 and IRF7319TRPBF, the UPA2790GR-E1-A offers superior ESD robustness via integrated gate protection diodes and lower reverse recovery charge (Qrr = 11 nC), reducing shoot-through risk in high-frequency motor control loops.
Availability
UPA2790GR-E1-A is available at Aetrix Electronics and suitable for brushed DC motor drives, industrial actuator control, and automotive HVAC blower systems requiring stable component supply and long-term production support.
Supply support for UPA2790GR-E1-A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power devices for industrial, automotive, and consumer markets.
The UPA2790GR-E1-A belongs to Renesas' legacy μPA series of power MOSFETs, engineered specifically for compact, high-efficiency motor drive stages in cost-sensitive and thermally constrained applications.
FAQ
What is the maximum continuous drain current rating for UPA2790GR-E1-A?
The UPA2790GR-E1-A supports ±6 A DC drain current per channel under specified thermal conditions (mounted on 2000 mm² ceramic substrate). This rating assumes TA ≤ 70 °C and accounts for simultaneous conduction in both N- and P-channel devices. At elevated ambient temperatures or on standard FR4, derating applies per the published PT vs. TA curve.
Does UPA2790GR-E1-A require external gate resistors for stability?
Yes, UPA2790GR-E1-A requires external gate resistors to control switching speed and suppress ringing. Typical values range from 5 Ω to 22 Ω depending on drive strength and EMI targets. The device's low QG (11–12.6 nC) makes it sensitive to gate drive impedance; omitting the resistor risks overshoot, shoot-through, and gate oxide stress.
Can UPA2790GR-E1-A be used in 12 V automotive applications?
Yes, UPA2790GR-E1-A is rated for 30 V VDSS, providing sufficient margin for 12 V automotive systems with load dump transients up to 35 V. Its −40 °C to +125 °C operating range and built-in gate protection align with under-hood HVAC and seat motor requirements, though formal AEC-Q101 qualification is not claimed.
What is the thermal resistance junction-to-ambient for UPA2790GR-E1-A?
The UPA2790GR-E1-A has a junction-to-ambient thermal resistance (Rth(j–a)) of 73.5 °C/W when mounted on a 2000 mm² ceramic substrate (1.6 mm thick), per the datasheet's test condition. On standard 2-layer FR4 with 1000 mm² copper pour, Rth(j–a) increases to ~120 °C/W, requiring appropriate power derating.
Is there a recommended gate drive voltage range for UPA2790GR-E1-A?
The recommended gate drive voltage range for UPA2790GR-E1-A is 4.5 V to 10 V for the N-channel and −4.5 V to −10 V for the P-channel. Driving below 4.5 V increases RDS(on) significantly (e.g., 53 mΩ N-ch at 4.0 V), while exceeding ±20 V violates the absolute maximum VGS rating and risks gate oxide breakdown.
UPA2790GR-E1-A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- FET Type:
- -
- Technology:
- -
- Drain to Source Voltage (Vdss):
- -
- Current - Continuous Drain (Id) @ 25°C:
- -
- Drive Voltage (Max Rds On, Min Rds On):
- -
- Rds On (Max) @ Id, Vgs:
- -
- Vgs(th) (Max) @ Id:
- -
- Gate Charge (Qg) (Max) @ Vgs:
- -
- Vgs (Max):
- -
- Input Capacitance (Ciss) (Max) @ Vds:
- -
- FET Feature:
- -
- Power Dissipation (Max):
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
UPA2790GR-E1-A FAQ
1.How can I place an order for UPA2790GR-E1-A through Aetrix?
Please submit a Request for Quotation (RFQ) for UPA2790GR-E1-A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UPA2790GR-E1-A reliable?
The price and inventory of UPA2790GR-E1-A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UPA2790GR-E1-A is usually 5 days.
3.What payment methods are accepted for UPA2790GR-E1-A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UPA2790GR-E1-A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UPA2790GR-E1-A?
UPA2790GR-E1-A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UPA2790GR-E1-A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UPA2790GR-E1-A?
For technical support, including UPA2790GR-E1-A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UPA2790GR-E1-A requirements.
6.How does Aetrix verify that UPA2790GR-E1-A is sourced from the original manufacturer or authorized distributors?
All UPA2790GR-E1-A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UPA2790GR-E1-A meets industry standards.
7.What is the process for return or replacement of UPA2790GR-E1-A?
All UPA2790GR-E1-A units undergo pre-shipment inspection (PSI). If there is an issue with UPA2790GR-E1-A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UPA2790GR-E1-A part is unused and in its original packaging.
Return procedure for UPA2790GR-E1-A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UPA2790GR-E1-A Tags

-
BSZ180P03NS3EGATMA1
Infineon Technologies

-
SIRA14DP-T1-GE3
Vishay Siliconix

-
AO4419
Alpha & Omega Semiconductor Inc.

-
SISA14BDN-T1-GE3
Vishay Siliconix

-
PSMN9R5-30YLC,115
Nexperia USA Inc.

-
BUK9Y21-40E,115
Nexperia USA Inc.

-
RTQ035N03HZGTR
Rohm Semiconductor

-
FDMS7680
onsemi

-
RQ3E180BNTB
Rohm Semiconductor

-
STL6N2VH5
STMicroelectronics

-
DMPH4029LFGQ-7
Diodes Incorporated

-
DMT6015LSS-13
Diodes Incorporated
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

