Texas Instruments CSD96371Q5M
- Part No.:
- CSD96371Q5M
- Manufacturer:
- Texas Instruments
- Category:
- Full Half-Bridge (H Bridge) Drivers
- Package:
- 22-PowerLFDFN
- Datasheet:
-
CSD96371Q5M.pdf
- Description:
- IC HALF BRIDGE DRIVER 50A 22LSON
- Quantity:
- Payment:

- Shipping:

Inventory:3,144
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CSD96371Q5M from Texas Instruments is a synchronous buck NexFET™ power stage integrating gate driver IC and dual Power MOSFETs in a single 22-pin SON 5-mm × 6-mm package. It delivers 50 A continuous output current at 12 VIN/1.2 VOUT, achieves 92% system efficiency at 30 A, and supports switching frequencies up to 2 MHz for high-density POL DC-DC converters in server VR12 and graphics card applications.
For engineers reviewing the CSD96371Q5M datasheet, CSD96371Q5M pinout, CSD96371Q5M application, or CSD96371Q5M equivalent, key selection criteria include its 3.4 W power loss at 30 A, integrated bootstrap diode, 3-state PWM input compatibility with 3.3 V/5 V controllers, pre-bias start-up protection, and shoot-through prevention logic - all critical for stable high-frequency multiphase buck designs.
Technical Context
The CSD96371Q5M implements a fully integrated synchronous buck power stage architecture with adaptive shoot-through protection, minimizing dead-time while preventing cross-conduction between control and sync FETs. Its gate driver supplies >4 A peak current and supports 40 ns minimum PWM on-time.
It operates with 4.5–5.5 V gate drive (VDD), accepts 3.3–13.2 V input (VIN), and features TTL-compatible ENABLE and 3-state PWM inputs with 100 ns hold-off timing. The integrated bootstrap diode and BOOT/BOOT_R terminals enable self-contained high-side gate drive without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 50 A continuous (VIN = 12 V, VOUT = 1.2 V, fSW = 500 kHz) - enables single-stage high-current CPU/GPU core rails |
| Efficiency | 92% at 30 A - reduces thermal load and improves system power density in space-constrained VRMs |
| Power Loss | 3.4 W at 30 A - measured total device loss including conduction, switching, and gate drive losses |
| Switching Frequency | Up to 2 MHz - supports ultra-small output inductors and compact PCB layouts |
| Voltage Ratings | VIN to PGND: –0.3 to 16 V; VSW to PGND: –0.3 to 27 V (10 ns) - ensures robust operation under fast dv/dt transients |
| Thermal Resistance | RθJB = 2 °C/W - enables efficient heat transfer to PCB ground plane via thermal vias |
| PWM Compatibility | 3.3 V and 5 V logic compatible with 3-state function - simplifies interface to industry-standard PWM controllers |
Pinout & Package
Package: SON 5-mm × 6-mm, 22-pin LSON-CLIP (DQP) with exposed thermal pad. Optimized for low-inductance, high-current PCB routing and thermal dissipation via board-level copper planes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ENABLE | Enable control input | TTL-compatible logic input with 100 kΩ internal pull-down; asserts active-low shutdown and actively pulls both FET gates low when disabled |
| PWM | 3-state PWM input | Drives control FET high/sync FET low (logic high), control FET low/sync FET high (logic low), or both low (3-state/open) after 100 ns hold-off |
| VIN (pins 12–17) | Main input voltage supply | Six parallel VIN pins reduce trace resistance and inductance; requires ceramic capacitors placed directly adjacent to minimize high-frequency loop area |
| VSW (pins 6–11) | Switching node connection | Six parallel VSW pins connect to output inductor; layout must minimize trace length to suppress EMI from >10 kV/µs dv/dt |
| PGND (pin 23) | Power ground return | Single dedicated PGND pin; must be connected to solid ground plane with multiple thermal vias for low-impedance return path |
| BOOT / BOOT_R | Bootstrap capacitor interface | Integrated bootstrap diode allows external 0.1 µF ceramic cap between BOOT and BOOT_R to generate high-side gate drive voltage |
Key Features
| Feature | Design Value |
|---|---|
| Integrated gate driver + dual NexFETs | Eliminates discrete driver/MOSFET layout complexity and parasitic mismatch; enables <40 ns minimum on-time capability |
| System-optimized PCB footprint | SON 5×6 mm outline with symmetric VIN/VSW/PGND pin grouping reduces layout iteration time and improves current sharing |
| Pre-bias start-up protection | Prevents negative inductor current during hot-plug by holding both FETs low until first valid PWM pulse meets timing thresholds |
| Shoot-through protection | Adaptive logic prevents simultaneous conduction of control and sync FETs, eliminating cross-conduction losses and improving reliability |
| Ultra-low inductance package | Internal clip-bond construction and optimized leadframe reduce source inductance, enabling clean switching at >10 kV/µs |
Applications
| Server VR12 V-Core Regulation | Graphics Card GPU Core Power |
|---|---|
Use Scenario: High-current, dynamically scaled core voltage regulation for Intel VR12-compliant Xeon processors in 1U/2U rack servers. IC Role / Device Role / Timing Role: Primary synchronous buck power stage delivering up to 50 A per phase with 2 MHz switching to meet tight transient response requirements. Use Value: 92% efficiency at 30 A reduces airflow and heatsink size; 3.4 W loss enables dense multi-phase layouts without derating. | Use Scenario: Compact, high-efficiency core rail for NVIDIA/AMD discrete GPUs requiring rapid load-step response and thermal headroom. IC Role / Device Role / Timing Role: Integrated power stage handling full-phase current in multiphase VRMs, leveraging 40 ns min on-time for fine-grained duty cycle control. Use Value: Ultra-low inductance design suppresses VSW ringing at >10 kV/µs dv/dt, reducing EMI filter burden and improving signal integrity. |
| Desktop CPU Voltage Regulator | POL DC-DC for Memory Subsystems |
Use Scenario: Single- or dual-phase core power delivery for high-end desktop CPUs (e.g., AMD Ryzen Threadripper, Intel Core i9) with aggressive power budgets. IC Role / Device Role / Timing Role: High-density power stage operating at 1–2 MHz to shrink inductor size while maintaining 1.2 V/45 A output stability. Use Value: Integrated bootstrap diode and 3-state PWM simplify controller interface; RθJB = 2 °C/W enables direct PCB thermal coupling without heatsinks. | Use Scenario: Point-of-load regulation for DDR5 memory modules requiring low-noise, tightly regulated 1.1 V supply with fast transient recovery. IC Role / Device Role / Timing Role: Synchronous buck stage supporting 500 kHz–1.5 MHz operation with pre-bias start-up to avoid memory bus corruption during hot insertion. Use Value: Pre-bias protection prevents reverse current into powered memory rails; 3.3 V/5 V PWM compatibility ensures interoperability with common PMICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck power stage applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CSD96370Q5M | Same package and pinout; lower 40 A continuous rating and 89% efficiency at 30 A; no integrated bootstrap diode | Targeted at cost-sensitive mid-tier VRMs where 50 A headroom and ultra-low loss are not required | Select CSD96370Q5M only if system current demand stays ≤40 A and external bootstrap diode integration is acceptable |
| ISL99227B | 5 mm × 6 mm QFN; 60 A continuous rating; higher 4.5 A peak gate drive; requires external bootstrap diode and separate VDD decoupling | Used in enterprise SSDs and AI accelerators needing higher peak current and independent gate bias control | Choose ISL99227B when >50 A peak current or programmable gate drive strength is mandatory; accept added BOM and layout complexity |
Compared with CSD96371Q5M, CSD96370Q5M trades 10 A current capacity and integrated bootstrap for lower cost, while ISL99227B offers higher peak current but demands external support components - making CSD96371Q5M optimal for balanced high-efficiency, high-density server and GPU VRMs where integration and layout simplicity are prioritized.
Availability
CSD96371Q5M is available at Aetrix Electronics and suitable for server VR12 V-core regulation, graphics card GPU core power, and POL DC-DC for memory subsystems requiring stable component supply across long production lifecycles.
Supply support for CSD96371Q5M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management technologies with over 50 years of innovation in high-reliability power solutions.
The CSD96371Q5M belongs to TI's NexFET™ Power Stage product line, engineered specifically for high-frequency, high-current synchronous buck converters in computing and graphics infrastructure where power density, efficiency, and thermal performance are critical.
FAQ
What is the maximum continuous output current rating for the CSD96371Q5M?
The CSD96371Q5M is rated for 50 A continuous output current under recommended operating conditions: VIN = 12 V, VDD = 5 V, VOUT = 1.2 V, fSW = 500 kHz, and LOUT = 0.3 µH. This rating assumes proper PCB thermal design with adequate copper area and airflow per TI's SOA curves. At 125°C junction temperature, peak output current reaches 75 A for 50 µs pulses. Derating applies at higher ambient temperatures or reduced airflow.
Does the CSD96371Q5M require an external bootstrap diode?
No, the CSD96371Q5M integrates a bootstrap diode internally. A 0.1 µF ceramic capacitor must be placed between BOOT and BOOT_R pins to form the bootstrap circuit. External diodes are unnecessary and would conflict with the internal implementation. TI specifies X5R dielectric, 16 V rating, and 0603 footprint for this capacitor to ensure reliable high-side gate drive under 2 MHz switching.
What is the purpose of the 3-state function on the PWM pin of the CSD96371Q5M?
The 3-state function on the PWM pin of the CSD96371Q5M allows the device to enter a safe high-impedance state when the PWM signal is floating or disconnected. After 100 ns, both control and sync FET gates are actively pulled low, preventing unintended switching and ensuring the output remains in a known, non-conductive state. This feature enhances system safety during controller reset, communication loss, or soft-start sequencing.
How does the CSD96371Q5M handle pre-biased output voltage conditions during startup?
The CSD96371Q5M implements hardware-based pre-bias start-up protection: after power-on reset and ENABLE activation, both internal FETs remain held low until the first PWM pulse exceeds the logic-high threshold and satisfies the 40 ns minimum on-time requirement. This prevents discharging of an existing output voltage and avoids large reverse inductor currents that could damage downstream components or cause bus faults.
What thermal resistance values are specified for the CSD96371Q5M, and how do they impact PCB layout?
The CSD96371Q5M specifies RθJB = 2 °C/W (junction-to-board) and RθJC = 20 °C/W (junction-to-case). The low RθJB value indicates primary heat extraction occurs through the exposed thermal pad into the PCB ground plane. Layout must use ≥9 thermal vias (0.3 mm drill, tented) under the pad, connected to inner-layer copper pours, to realize this spec. RθJC is secondary; heatsinking to case is not recommended due to the clip-package construction.
CSD96371Q5M Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- NexFET™
- Package/Case:
- 22-PowerLFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Half Bridge
- Applications:
- Synchronous Buck Converters
- Interface:
- PWM
- Load Type:
- Inductive
- Technology:
- Power MOSFET
- Rds On (Typ):
- -
- Current - Output / Channel:
- 50A
- Current - Peak Output:
- 75A
- Voltage - Supply:
- 4.5V ~ 5.5V
- Voltage - Load:
- 3.3V ~ 13.2V
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Features:
- Bootstrap Circuit
- Fault Protection:
- Shoot-Through, UVLO
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 22-LSON-CLIP (6x5)
CSD96371Q5M FAQ
1.How can I place an order for CSD96371Q5M through Aetrix?
Please submit a Request for Quotation (RFQ) for CSD96371Q5M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CSD96371Q5M reliable?
The price and inventory of CSD96371Q5M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CSD96371Q5M is usually 5 days.
3.What payment methods are accepted for CSD96371Q5M?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CSD96371Q5M transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CSD96371Q5M?
CSD96371Q5M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CSD96371Q5M order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CSD96371Q5M?
For technical support, including CSD96371Q5M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CSD96371Q5M requirements.
6.How does Aetrix verify that CSD96371Q5M is sourced from the original manufacturer or authorized distributors?
All CSD96371Q5M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CSD96371Q5M meets industry standards.
7.What is the process for return or replacement of CSD96371Q5M?
All CSD96371Q5M units undergo pre-shipment inspection (PSI). If there is an issue with CSD96371Q5M, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CSD96371Q5M part is unused and in its original packaging.
Return procedure for CSD96371Q5M:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CSD96371Q5M Tags
-
NCP1393BDR2G
onsemi

-
A3909GLNTR-T
Allegro MicroSystems
-
NCP51530BDR2G
onsemi

-
A3909GLYTR-T
Allegro MicroSystems

-
SIC631CD-T1-GE3
Vishay Siliconix

-
BTN70301EPAXUMA1
Infineon Technologies

-
TDA21520AUMA1
Infineon Technologies

-
AOZ5116QI
Alpha & Omega Semiconductor Inc.

-
IRSM005-301MHTR
Infineon Technologies

-
IRSM005-301MH
Infineon Technologies

-
MP6610GJ-Z
Monolithic Power Systems Inc.

-
DRV8908QPWPRQ1
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)