Texas Instruments CSD97374Q4M
- Part No.:
- CSD97374Q4M
- Manufacturer:
- Texas Instruments
- Category:
- Full Half-Bridge (H Bridge) Drivers
- Package:
- 8-PowerVFDFN
- Datasheet:
-
CSD97374Q4M.pdf
- Description:
- IC HALF BRIDGE DRIVER 25A 8VSON
- Quantity:
- Payment:

- Shipping:

Inventory:6,174
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CSD97374Q4M from Texas Instruments is a synchronous buck NexFET™ power stage integrating driver IC and dual MOSFETs in a single 3.5-mm × 4.5-mm SON package. It delivers up to 25 A continuous output current, supports input voltages up to 24 V, operates at switching frequencies up to 2 MHz, achieves >92% system efficiency at 15 A, and features tri-state PWM and SKIP# inputs for ultra-low quiescent current modes - deployed in ultrabook DC/DC converters and multiphase Vcore solutions.
For engineers reviewing the CSD97374Q4M datasheet, CSD97374Q4M pinout, CSD97374Q4M application, or CSD97374Q4M equivalent, key selection considerations include its 25-A continuous rating, 10 kV/µs dV/dt capability, integrated bootstrap diode, shoot-through protection, and ULQ mode enabling <8 µA standby current - all critical for high-density point-of-load designs requiring fast transient response and thermal robustness.
Technical Context
The CSD97374Q4M implements a fully integrated synchronous buck power stage with an internal gate driver IC that controls both high-side (control) and low-side (sync) NexFET™ MOSFETs. Its architecture includes adaptive zero-crossing detection for diode emulation mode, undervoltage lockout (UVLO) with 4.15-V turn-on and 3.7-V shutdown thresholds, and integrated bootstrap FET replacing the traditional diode to minimize conduction loss.
It supports three operational modes: forced continuous conduction mode (FCCM), discontinuous conduction mode (DCM) via SKIP#-enabled diode emulation, and ultra-low quiescent (ULQ) mode with 8 µA typical supply current when both PWM and SKIP# are tri-stated. The driver responds to 3.3-V and 5-V PWM logic levels and provides immediate wake-up (<50 µs) from ULQ state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Continuous Output Current | 25 A at VIN = 12 V, VDD = 5 V, VOUT = 1.8 V, fSW = 500 kHz - defines maximum sustained load capability under standard thermal conditions. |
| Peak Output Current | 60 A - supports short-term surge loads without device failure or thermal shutdown. |
| Switching Frequency Range | Up to 2 MHz - enables compact magnetics and high transient response in space-constrained applications. |
| System Efficiency | >92% at 15 A - measured at VIN = 12 V, VOUT = 1.8 V, fSW = 500 kHz, LOUT = 0.29 µH - reduces heat generation and improves power density. |
| Power Loss | 2.3 W at 15 A, 25°C junction - directly impacts thermal design margin and heatsink requirements. |
| dV/dt Rating | >10 kV/µs - mandates strict PCB layout control of VIN–PGND loop inductance to prevent false triggering or EMI. |
| Quiescent Current (ULQ) | 8 µA typical with PWM and SKIP# tri-stated - enables Connected Standby compliance in Windows® platforms. |
Pinout & Package
Package: SON (Small Outline No-lead), 3.5 mm × 4.5 mm, plastic, exposed thermal pad, 9-pin configuration. Optimized for low-inductance, high-current PCB routing and thermal dissipation via bottom-side thermal pad soldered to copper plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SKIP# | Mode control input | Tri-state digital input enabling DCM (low), FCCM (high), or ULQ (floating); exit time ≤50 µs. |
| 2 - VDD | Driver supply rail | 4.5–5.5 V gate drive and logic supply; UVLO threshold 4.15 V (rising), 3.7 V (falling). |
| 3 - PGND | Power ground reference | Primary return path for high-current switching; electrically tied to Pin 9 and must be low-impedance. |
| 4 - VSW | Switching node | Connects to output inductor; carries full AC switching waveform; requires minimized trace inductance. |
| 5 - VIN | Main input voltage | 2–24 V input supply; requires local ceramic decoupling capacitors placed adjacent to Pins 5 and 3/9. |
| 6 - BOOT_R | Bootstrap return | Internally connected to VSW; forms low-ESR path for bootstrap capacitor (0.1 µF X5R) between BOOT and BOOT_R. |
| 7 - BOOT | Bootstrap supply | Drives high-side FET gate; voltage clamped to VDD + ~5 V; integrated FET replaces external bootstrap diode. |
| 8 - PWM | Tri-state PWM input | Accepts 3.3-V/5-V logic; tri-state window 1.3–2 V; exit latency ≤100 ns; drives both FET gates low when floating. |
| 9 - PGND | Power ground reference | Second PGND terminal; must be connected to Pin 3 and PCB ground plane to reduce ground bounce. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-Low Quiescent (ULQ) Mode | 8 µA typical IDD with PWM and SKIP# tri-stated - enables sub-10 µA system standby power in Connected Standby designs. |
| Integrated Bootstrap FET | Replaces discrete bootstrap diode - reduces forward voltage drop and conduction loss, improving light-load efficiency. |
| Shoot-Through Protection | Hardware-level dead-time control prevents simultaneous high-side/low-side FET conduction - eliminates destructive shoot-through current. |
| Diode Emulation with FCCM | SKIP#-selectable operation - DCM improves light-load efficiency; FCCM ensures fixed-frequency stability under heavy loads. |
| System-Optimized PCB Footprint | SON 3.5 × 4.5 mm with symmetric PGND pins and minimized VIN–PGND loop - reduces parasitic inductance below 0.3 nH. |
Applications
| Ultrabook/Notebook CPU Core Power | Multiphase DDR Memory Supply |
|---|---|
|
Use Scenario: High-efficiency, space-constrained 1.8-V core rail for Intel/AMD mobile processors with dynamic load steps up to 25 A. IC Role / Device Role / Timing Role: Synchronous buck power stage delivering regulated Vcore; handles fast load transients via 2-MHz switching and low-inductance layout. Use Value: >92% efficiency at 15 A reduces thermal load on thin chassis; ULQ mode meets Windows® Connected Standby <100 µA system idle target. |
Use Scenario: Dual-phase 1.2-V DDR4/DDR5 memory rail in compact client platforms requiring tight voltage regulation and ripple control. IC Role / Device Role / Timing Role: One phase of parallel-connected synchronous buck stages; synchronized via external controller for interleaved operation. Use Value: Matched RDS(on) and Qg across phases minimizes current imbalance; 10 kV/µs dV/dt rating ensures stable timing under aggressive slew rates. |
| Networking ASIC Point-of-Load | Telecom Baseband Processor Supply |
|
Use Scenario: 0.85–1.1 V PoL supply for high-performance networking ASICs with burst-mode traffic and 20-A peak demands. IC Role / Device Role / Timing Role: Final-stage regulator converting 5 V or 12 V intermediate bus to ASIC core voltage; supports dynamic voltage scaling (DVS). Use Value: 25-A continuous rating sustains burst loads; diode emulation mode extends battery life in portable network edge devices. |
Use Scenario: 1.0-V core supply for LTE/5G baseband processors operating in thermally constrained telecom modules with airflow-limited cooling. IC Role / Device Role / Timing Role: High-density power stage mounted directly beneath processor BGA; thermal pad coupled to internal copper layers. Use Value: RθJB = 2.5 °C/W enables 125°C max junction temp at 25 A with minimal board area; SON package fits under narrow keep-out zones. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck power stage applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CSD97372Q4M | Lower 20-A continuous rating; identical 3.5 × 4.5 mm SON package and pinout; same driver features but reduced thermal margin. | Suitable for lower-power clients where 25-A headroom is unnecessary; less derating required at 85°C ambient. | Select when system max load ≤20 A and board space or cost optimization outweighs need for 25-A margin. |
| MP87653GQ | Monolithic 30-A buck converter (integrated controller + FETs); different 4 × 4 mm QFN-21 package; no separate VDD or SKIP# pins. | Reduces BOM count but lacks independent control of diode emulation and ULQ modes; fixed internal compensation. | Choose for simplified design with no external controller; avoid when flexible mode control or multi-phase synchronization is required. |
Compared with CSD97374Q4M, CSD97372Q4M offers identical interface and layout compatibility at lower current capacity, while MP87653GQ trades configurability for integration - making CSD97374Q4M optimal for high-performance, controller-based multiphase systems demanding precise timing and thermal headroom.
Availability
CSD97374Q4M is available at Aetrix Electronics and suitable for ultrabook CPU core power, multiphase DDR memory supplies, and networking ASIC point-of-load applications requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production lots.
Supply support for CSD97374Q4M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management technologies, with over 90 years of innovation in high-reliability power solutions.
The CSD97374Q4M belongs to TI's NexFET™ power stage product line, designed specifically for high-frequency, high-current synchronous buck conversion in computing, networking, and telecom infrastructure - prioritizing efficiency, thermal performance, and layout simplicity.
FAQ
What is the maximum recommended junction temperature for continuous operation of the CSD97374Q4M?
The CSD97374Q4M has a maximum operating junction temperature of 150°C, with recommended continuous operation up to 125°C. Thermal design must ensure TJ remains within this limit under worst-case load, ambient, and airflow conditions - validated using the SOA curves in the datasheet and RθJB = 2.5 °C/W thermal metric. Exceeding 125°C continuously accelerates wear-out mechanisms and may trigger thermal shutdown.
Does the CSD97374Q4M require an external bootstrap diode?
No, the CSD97374Q4M integrates a bootstrap FET that replaces the traditional external bootstrap diode. This reduces forward voltage drop and conduction loss, improving light-load efficiency. A 0.1-µF X5R ceramic capacitor must still be placed between BOOT and BOOT_R pins per the datasheet layout guidelines.
How does the CSD97374Q4M achieve ultra-low quiescent current in ULQ mode?
The CSD97374Q4M achieves 8 µA typical IDD in ULQ mode by placing both PWM and SKIP# inputs into tri-state (high-impedance), which disables the internal gate driver circuitry and shuts down the UVLO comparator. This state maintains immediate wake-up capability (<50 µs) while minimizing leakage paths - a key enabler for Windows® Connected Standby compliance.
What is the significance of the 10 kV/µs dV/dt rating specified for the CSD97374Q4M?
The >10 kV/µs dV/dt rating indicates the CSD97374Q4M's ability to withstand extremely rapid voltage transitions at the VSW node without false triggering or latch-up. This necessitates minimized VIN–PGND loop inductance in PCB layout - achieved by placing input capacitors adjacent to Pins 5 and 3/9 - to prevent ringing-induced shoot-through or driver malfunction.
Can the CSD97374Q4M operate with a 3.3-V PWM input signal?
Yes, the CSD97374Q4M supports 3.3-V PWM signals: its VIH threshold is 2.65 V (min) and VIL is 0.6 V (max), with a tri-state window of 1.3–2.0 V. This dual-voltage compatibility allows direct interfacing with both 3.3-V and 5-V controllers without level-shifting, simplifying system integration across diverse controller families.
CSD97374Q4M Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- NexFET™
- Package/Case:
- 8-PowerVFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Half Bridge
- Applications:
- Synchronous Buck Converters
- Interface:
- PWM
- Load Type:
- Inductive
- Technology:
- Power MOSFET
- Rds On (Typ):
- -
- Current - Output / Channel:
- 25A
- Current - Peak Output:
- 60A
- Voltage - Supply:
- 4.5V ~ 5.5V
- Voltage - Load:
- 4.5V ~ 24V
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Features:
- Bootstrap Circuit
- Fault Protection:
- Shoot-Through, UVLO
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-VSON (3.5x4.5)
CSD97374Q4M FAQ
1.How can I place an order for CSD97374Q4M through Aetrix?
Please submit a Request for Quotation (RFQ) for CSD97374Q4M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CSD97374Q4M reliable?
The price and inventory of CSD97374Q4M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CSD97374Q4M is usually 5 days.
3.What payment methods are accepted for CSD97374Q4M?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CSD97374Q4M transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CSD97374Q4M?
CSD97374Q4M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CSD97374Q4M order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CSD97374Q4M?
For technical support, including CSD97374Q4M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CSD97374Q4M requirements.
6.How does Aetrix verify that CSD97374Q4M is sourced from the original manufacturer or authorized distributors?
All CSD97374Q4M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CSD97374Q4M meets industry standards.
7.What is the process for return or replacement of CSD97374Q4M?
All CSD97374Q4M units undergo pre-shipment inspection (PSI). If there is an issue with CSD97374Q4M, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CSD97374Q4M part is unused and in its original packaging.
Return procedure for CSD97374Q4M:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CSD97374Q4M Tags
-
NCP1393BDR2G
onsemi

-
A3909GLNTR-T
Allegro MicroSystems
-
NCP51530BDR2G
onsemi

-
A3909GLYTR-T
Allegro MicroSystems

-
SIC631CD-T1-GE3
Vishay Siliconix

-
BTN70301EPAXUMA1
Infineon Technologies

-
TDA21520AUMA1
Infineon Technologies

-
AOZ5116QI
Alpha & Omega Semiconductor Inc.

-
IRSM005-301MHTR
Infineon Technologies

-
IRSM005-301MH
Infineon Technologies

-
MP6610GJ-Z
Monolithic Power Systems Inc.

-
DRV8908QPWPRQ1
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
