My Inquiry
My Account
Renesas ISL99360BFRZ-T
- Part No.:
- ISL99360BFRZ-T
- Manufacturer:
- Renesas
- Category:
- Full Half-Bridge (H Bridge) Drivers
- Package:
- -
- Datasheet:
-
ISL99360BFRZ-T.pdf
- Description:
- 5V SMART POWER STAGE GEN2 (SPS)
- Quantity:
- Payment:
- Shipping:
Inventory:3,736
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ISL99360BFRZ-T from Renesas Electronics is a Smart Power Stage (SPS) IC designed for high-density multiphase DC/DC conversion, featuring integrated ±3% accurate current monitoring (IMON), 8mV/°C temperature sensing with OT flag, 5.0V-compatible tri-state PWM input, 60A DC output capability, and comprehensive fault protection including HFET short, over-temperature, and UVLO. It serves as a phase-building block in VRMs for CPU/GPU core power delivery.
For engineers reviewing the ISL99360BFRZ-T datasheet, ISL99360BFRZ-T pinout, ISL99360BFRZ-T application, or ISL99360BFRZ-T equivalent, key selection criteria include PWM voltage compatibility (5.0V), downslope current sensing architecture, open-drain FAULT# reporting behavior, thermal monitor linearity (8mV/°C), and support for up to 1.25MHz switching frequency in compact 5x5 PQFN packaging.
Technical Context
The ISL99360BFRZ-T operates as a digitally controlled, self-protected power stage synchronized with Renesas ISL68xxx/69xxx DMP controllers or ISL6617A phase doublers. Its tri-state PWM interface enables robust operation during controller reset or abnormal conditions, while downslope current sensing eliminates DCR network dependency and associated thermal drift compensation.
Integrated IMON provides real-time current feedback via REFIN-referenced analog output; TMON delivers linear 8mV/°C analog temperature signal with dedicated over-temperature flag. Fault protection includes VCC/VIN UVLO, HFET short detection, cycle-by-cycle overcurrent, and thermal shutdown - all reported through open-drain FAULT# pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | +3.0V to +16V - supports wide-input POL applications including 5V, 12V, and mixed-rail server systems. |
| Continuous Output Current | 60A DC - enables single-phase implementation in high-current CPU/GPU core rails without parallel stages. |
| PWM Input Compatibility | 5.0V tri-state - ensures interoperability with legacy and modern Renesas multiphase controllers without level-shifting. |
| Current Monitor Accuracy | ±3% - enables precise current balancing across phases and accurate load-line calibration in VRM designs. |
| Temperature Monitor Slope | 8mV/°C - provides linear analog output for thermal margining and dynamic thermal throttling coordination with controller. |
| Switching Frequency Support | Up to 1.25MHz - allows high-frequency operation to reduce output capacitance and improve transient response in space-constrained layouts. |
| Fault Reporting Interface | Open-drain FAULT# - simplifies controller handshake and enables automatic disable during startup or fault events without external pull-up dependencies. |
Pinout & Package
Package: 32-lead, 5mm × 5mm, 0.5mm pitch, thermally enhanced PQFN (exposed pad). RoHS compliant with Exemption 7a.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | High-side FET drain supply | Primary input power rail connection; supports up to +16V with internal overvoltage clamping. |
| PHASE | Switch node | Connects to external inductor; carries high di/dt switching waveform and requires tight layout control. |
| BOOT | High-side gate driver bootstrap supply | Charges bootstrap capacitor for HS-FET gate drive; requires ceramic capacitor between BOOT and PHASE. |
| PWM | Tri-state PWM input | 5.0V-compatible digital control input; high-impedance state enables safe controller reset or phase shedding. |
| LGCTRL | Low-side FET control input | Dedicated gate control for LFET; enables independent optimization of light-load efficiency via discontinuous conduction mode. |
| IMON | Analog current monitor output | ±3% accurate voltage output proportional to inductor current; referenced to REFIN for system-level calibration. |
| TMON | Analog temperature monitor output | 8mV/°C linear output with OT flag assertion at threshold; used for thermal derating and system-level thermal management. |
| FAULT# | Open-drain fault reporting | Active-low signal pulled low on any fault condition (UVLO, OT, OC, HFET short); disables controller when asserted. |
| REFIN | Current monitor reference input | External reference voltage input for IMON scaling; enables system-level gain adjustment and offset trimming. |
| GND | Power and signal ground | Common return path for power stages, analog monitors, and logic; requires low-inductance connection to exposed thermal pad. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated current & temperature monitoring | Eliminates external DCR sensing network and thermal compensation circuitry, reducing BOM count and layout complexity. |
| 5.0V tri-state PWM interface | Ensures safe phase disable and controller reset recovery without shoot-through risk or undefined gate states. |
| Dedicated LGCTRL pin | Enables optimized low-side FET timing for improved light-load efficiency in DCM operation without compromising heavy-load performance. |
| Comprehensive fault protection suite | Includes VCC/VIN UVLO, HFET short detection, cycle-by-cycle overcurrent, and over-temperature shutdown - all independently monitored and reported. |
| Thermally enhanced 5x5 PQFN package | Provides low thermal resistance (θJA ≈ 24°C/W typical) and minimal PCB footprint for high-power density VRM implementations. |
Applications
| Server Core VRM | GPU Memory Regulator |
|---|---|
Use Scenario: High-current, fast-transient power delivery to multi-core Xeon or EPYC processors in 1U/2U rack servers. IC Role / Device Role / Timing Role: Smart Power Stage providing per-phase current and temperature telemetry to ISL69269 controller for dynamic phase shedding and thermal margining. Use Value: Enables 60A-per-phase operation with ±3% current matching and real-time thermal feedback, improving VRM efficiency by >2% at 40% load versus discrete solutions. | Use Scenario: Compact, high-efficiency power delivery to GDDR6X memory subsystems in AI accelerators and high-end GPUs. IC Role / Device Role / Timing Role: Digitally controlled SPS operating at 1.25MHz switching frequency to minimize output capacitance and meet strict size constraints. Use Value: Reduces total solution size by 35% vs. traditional DrMOS + sense resistor designs while maintaining <10mV output ripple under 20A step load. |
| Cloud Computing POL Converter | Video Gaming Console SoC Supply |
Use Scenario: Point-of-load regulation for ASICs and FPGAs in hyperscale data center switches and NICs. IC Role / Device Role / Timing Role: Multiphase building block interfacing with ISL68224 controller to deliver stable 0.8V/50A output with adaptive voltage positioning. Use Value: Delivers 92% peak efficiency at 500kHz and supports AVP slope tuning via IMON/REFIN interface for optimal power integrity. | Use Scenario: Dynamic core voltage regulation for custom SoCs in next-generation gaming consoles with aggressive thermal envelopes. IC Role / Device Role / Timing Role: Self-protected SPS with integrated TMON and FAULT# reporting to enable real-time thermal throttling and safe shutdown during thermal excursions. Use Value: Provides deterministic over-temperature response within 200µs and enables firmware-controlled power capping using linear TMON slope. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Smart Power Stage applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL99360FRZ-T | 3.3V-compatible tri-state PWM input; otherwise identical electrical specs and pinout. | Targeted for systems using ISL68xxx controllers with 3.3V logic levels; not interoperable with 5.0V PWM sources. | Select ISL99360FRZ-T only when controller PWM output is 3.3V; ISL99360BFRZ-T is required for 5.0V PWM interfaces. |
| DrMOS IR35223MTRPBF | Lacks integrated IMON accuracy (±5% typical) and TMON linearity; no REFIN input; uses proprietary digital interface instead of analog IMON/TMON. | Suitable for cost-sensitive applications where analog telemetry is not required; limited thermal management granularity. | Choose IR35223MTRPBF only if system controller supports PMBus telemetry and analog current/temp feedback is unnecessary. |
Compared with ISL99360FRZ-T, ISL99360BFRZ-T enables direct integration with 5.0V PWM controllers without level shifters, while versus IR35223MTRPBF it delivers superior analog monitoring fidelity and simpler controller interface - critical for high-accuracy VRM calibration and thermal safety compliance.
Availability
ISL99360BFRZ-T is available at Aetrix Electronics and suitable for server VRMs, GPU memory regulators, and cloud computing POL converters requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ISL99360BFRZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering trusted embedded design innovation, with expertise in microcontrollers, analog, power management, and connectivity solutions for automotive, industrial, and datacenter markets.
The ISL99360BFRZ-T belongs to Renesas' Smart Power Stage product line, engineered specifically for high-efficiency, high-density multiphase DC/DC conversion in CPU, GPU, and ASIC core power delivery systems where analog telemetry and robust fault handling are mandatory.
FAQ
What is the PWM input voltage compatibility of the ISL99360BFRZ-T?
The ISL99360BFRZ-T features a 5.0V-compatible tri-state PWM input, enabling direct interface with Renesas ISL68xxx/69xxx controllers and ISL6617A phase doublers that output 5.0V logic levels. This eliminates the need for external level-shifting circuitry and ensures reliable operation during controller reset sequences. The tri-state capability allows the PWM input to enter high-impedance mode, preventing unintended switching during fault or initialization states. ISL99360BFRZ-T does not support 3.3V-only PWM interfaces - for those, ISL99360FRZ-T is the designated variant.
How does the ISL99360BFRZ-T implement current monitoring without a DCR sense network?
The ISL99360BFRZ-T integrates a downslope current sensing circuit that measures inductor current during the low-side FET conduction period, eliminating reliance on external DCR-based sensing networks and their associated thermal drift compensation components. Its ±3% accurate IMON output is referenced to the REFIN pin, allowing system-level calibration and gain adjustment. This architecture reduces component count, improves thermal stability, and enhances current matching across multiphase systems. The ISL99360BFRZ-T delivers this functionality without requiring external resistors or op-amps, directly feeding calibrated analog current data to compatible controllers.
What fault protection mechanisms are built into the ISL99360BFRZ-T?
The ISL99360BFRZ-T includes five independent fault protections: VCC and VIN undervoltage lockout (UVLO), high-side FET short-circuit detection, cycle-by-cycle overcurrent protection, over-temperature shutdown, and thermal flag assertion via TMON. All faults trigger the open-drain FAULT# pin, which can be tied to the controller's enable/disable input to halt operation immediately. Each protection has dedicated internal comparators and hysteresis, ensuring robust response without software intervention. These features are fully integrated - no external components are needed to activate or configure them in the ISL99360BFRZ-T.
Can the ISL99360BFRZ-T operate at 1.25MHz switching frequency?
Yes, the ISL99360BFRZ-T supports switching frequencies up to 1.25MHz, as confirmed in the official Renesas short-form datasheet. This capability enables high-frequency operation in space-constrained applications such as GPU memory regulators and server VRMs, reducing required output capacitance and improving transient response. Stable operation at 1.25MHz requires proper gate drive strength, low-inductance layout, and appropriate external bootstrap and bypass capacitors. The ISL99360BFRZ-T's internal drivers and thermal design are validated for continuous operation at this frequency under rated 60A DC load with adequate PCB copper area.
What is the purpose of the LGCTRL pin on the ISL99360BFRZ-T?
The LGCTRL pin on the ISL99360BFRZ-T provides dedicated control of the low-side FET gate drive timing, enabling independent optimization of light-load efficiency through discontinuous conduction mode (DCM) operation. Unlike conventional synchronous buck controllers that tie LS-FET control to the main PWM signal, LGCTRL allows the controller to delay or disable LS-FET turn-on based on load conditions - minimizing reverse conduction losses and improving efficiency below ~15% load. This feature is essential for meeting stringent energy efficiency requirements in modern server and gaming console power supplies, and is fully supported in the ISL99360BFRZ-T without additional external circuitry.
ISL99360BFRZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- -
- Applications:
- -
- Interface:
- -
- Load Type:
- -
- Technology:
- -
- Rds On (Typ):
- -
- Current - Output / Channel:
- -
- Current - Peak Output:
- -
- Voltage - Supply:
- -
- Voltage - Load:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Features:
- -
- Fault Protection:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
ISL99360BFRZ-T FAQ
1.How can I place an order for ISL99360BFRZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for ISL99360BFRZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ISL99360BFRZ-T reliable?
The price and inventory of ISL99360BFRZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ISL99360BFRZ-T is usually 5 days.
3.What payment methods are accepted for ISL99360BFRZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ISL99360BFRZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ISL99360BFRZ-T?
ISL99360BFRZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ISL99360BFRZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ISL99360BFRZ-T?
For technical support, including ISL99360BFRZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ISL99360BFRZ-T requirements.
6.How does Aetrix verify that ISL99360BFRZ-T is sourced from the original manufacturer or authorized distributors?
All ISL99360BFRZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ISL99360BFRZ-T meets industry standards.
7.What is the process for return or replacement of ISL99360BFRZ-T?
All ISL99360BFRZ-T units undergo pre-shipment inspection (PSI). If there is an issue with ISL99360BFRZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ISL99360BFRZ-T part is unused and in its original packaging.
Return procedure for ISL99360BFRZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ISL99360BFRZ-T Tags
-
NCP1393BDR2G
onsemi
-
A3909GLNTR-T
Allegro MicroSystems
-
NCP51530BDR2G
onsemi
-
A3909GLYTR-T
Allegro MicroSystems
-
SIC631CD-T1-GE3
Vishay Siliconix
-
BTN70301EPAXUMA1
Infineon Technologies
-
TDA21520AUMA1
Infineon Technologies
-
AOZ5116QI
Alpha & Omega Semiconductor Inc.
-
IRSM005-301MHTR
Infineon Technologies
-
IRSM005-301MH
Infineon Technologies
-
MP6610GJ-Z
Monolithic Power Systems Inc.
-
DRV8908QPWPRQ1
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
