Texas Instruments LMG2100R044RARR
- Part No.:
- LMG2100R044RARR
- Manufacturer:
- Texas Instruments
- Category:
- Full Half-Bridge (H Bridge) Drivers
- Package:
- 17-PowerVQFN
- Datasheet:
-
LMG2100R044RARR.pdf
- Description:
- 100-V 4.4-M HALF-BRIDGE GAN FET
- Quantity:
- Payment:

- Shipping:

Inventory:915
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LMG2100R044 from Texas Instruments is a 90V continuous, 100V pulsed, 35A GaN half-bridge power stage integrating 4.4mΩ high-side and low-side enhancement-mode GaN FETs with a monolithic 90V GaN gate driver. It delivers 10MHz switching capability, 33ns typical propagation delay, and internal bootstrap voltage clamping at 5V - enabling high-efficiency, high-density synchronous buck, LLC, and telecom power supplies.
For engineers reviewing the LMG2100R044 datasheet, LMG2100R044 pinout, LMG2100R044 application, or LMG2100R044 equivalent, this page provides verified technical context on GaN FET RDS(on), UVLO thresholds, slew-rate control, thermal resistance (RθJC(top) = 0.7°C/W), and layout-critical pin assignments for minimizing power loop inductance in >1MHz converters.
Technical Context
The LMG2100R044 integrates two matched 100V GaN HEMTs and a high-frequency level-shifted driver in a single VQFN-17 package, eliminating bond wires to reduce parasitic inductance. Its TTL-compatible HI/LI inputs support both 3.3V and 5V logic regardless of VCC voltage, and its internal bootstrap clamp maintains gate drive within safe 5V ±0.35V range.
Propagation delay matching between HI and LI paths is 2ns typical, enabling dead-time control below 10ns - critical for hard-switched topologies. The device implements independent UVLO on VCC (3.8V rising) and HB-HS (3.2V rising) rails with 200mV hysteresis, actively pulling both gates low during undervoltage conditions to prevent partial turn-on.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Rating | 90V continuous, 100V pulsed - supports 48V/54V bus systems with margin for transient spikes in telecom/server PSUs. |
| RDS(on) | 4.4mΩ HS / 4.3mΩ LS at 25°C - enables <1W conduction loss at 35A, critical for high-current, high-efficiency buck stages. |
| Switching Frequency | Up to 10MHz - allows ultra-small magnetics and capacitors in compact, high-power-density designs. |
| Propagation Delay | 33ns typical (HI/LI to SW), 2ns typical matching - ensures precise timing control and minimal dead-time uncertainty. |
| Thermal Resistance | RθJC(top) = 0.7°C/W - enables direct top-side heatsinking for high-power operation without thermal derating. |
| UVLO Thresholds | VCC: 3.8V rise / 3.6V fall; HB-HS: 3.2V rise / 3.0V fall - prevents erratic switching during brownout or bootstrap failure. |
| Input Logic Compatibility | TTL thresholds (VIL = 1.66V max, VIH = 2.06V min) - interoperable with standard 3.3V/5V controllers without level shifters. |
Pinout & Package
LMG2100R044 uses a 5.5mm × 4.5mm × 0.89mm lead-free VQFN-17 (RAR) package with exposed top die for top-side cooling and large bottom GND pad for thermal conduction. Pin numbering follows TI's transparent top-view layout with pins 1–4, 8, 9, and 16 as NC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SW (Pin 5) | Switching node | Internally connects HS and low-side drain - must be routed with minimal loop area to suppress ringing in high-dV/dt applications. |
| PGND (Pins 6, 17) | Power ground | Low-side source connection and primary current return path - requires solid copper pour and multiple vias to minimize impedance. |
| VIN (Pin 7) | High-side drain supply | Connects directly to input capacitor - placed adjacent to PGND to enable ultra-low-inductance power loop layout. |
| HB (Pin 10) | Bootstrap rail | Supplies high-side gate drive; requires 0.1µF ceramic cap placed between HB and HS to maintain stable 5V clamp. |
| HS (Pin 11) | High-side source | Reference node for high-side driver and level shifter - ties to SW internally; critical for accurate bootstrap refresh timing. |
| HI (Pin 12) | High-side control input | TTL-compatible signal controlling high-side FET; no internal overlap protection - external controller must enforce dead time. |
| LI (Pin 13) | Low-side control input | Independent TTL input for low-side FET; propagation delay matched to HI within 2ns for tight dead-time control. |
| VCC (Pin 14) | 5V bias supply | Power for gate driver logic and low-side output stage; requires 0.1µF bypass cap placed directly at pin to suppress noise. |
| AGND (Pin 15) | Analog ground | Reference for UVLO comparators and internal logic - tied to PGND but should be star-connected to avoid noise coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated GaN half-bridge + driver | Eliminates discrete gate driver layout complexity and reduces common-source inductance - improves EMI and efficiency in >500kHz designs. |
| Internal bootstrap voltage clamp | Maintains HB-HS at 4.65–5.2V without external Zener - protects 6V-rated GaN FET gates from overdrive during startup or light-load conditions. |
| Matched 33ns propagation delay | Enables <10ns dead-time implementation - minimizes third-quadrant conduction loss in synchronous buck converters. |
| Exposed top die + large GND pad | Supports dual-sided cooling: top-side heatsink (0.7°C/W) + PCB conduction (6.2°C/W) - sustains 35A continuous current at TJ ≤ 125°C. |
| 5V external bias with 3.3V/5V logic support | Removes need for auxiliary bias rails or level translators - simplifies controller interface in multi-rail systems. |
Applications
| Telecom Rectifiers | Solar Microinverters |
|---|---|
Use Scenario: 48V–54V input, 12V/48V output isolated DC-DC modules in 5G base station power shelves. IC Role / Device Role / Timing Role: Half-bridge power stage in active-clamp forward or phase-shifted full-bridge topology, operating at 1–2MHz. Use Value: 4.4mΩ RDS(on) and zero reverse recovery reduce conduction and switching losses by >15% vs. Si MOSFETs at 1MHz, improving system efficiency to >97%. |
Use Scenario: Single-phase microinverter converting 30–60V PV string output to 230VAC grid interface. IC Role / Device Role / Timing Role: High-side switch in interleaved boost stage, paired with SiC diode or synchronous rectifier. Use Value: 100V pulsed rating withstands PV open-circuit transients; fast 33ns propagation enables precise MPPT timing synchronization across parallel channels. |
| Server VRMs | Class-D Audio Amplifiers |
Use Scenario: 48V-to-1V/50A point-of-load converter for AI accelerator cards requiring <1% output ripple. IC Role / Device Role / Timing Role: Synchronous buck power stage driven by digital PWM controller (e.g., TI UCD90320) at 1MHz. Use Value: Low QG (7.3nC) and QOSS (55nC) enable clean 10V/ns slew rates with minimal gate drive power - reducing controller overhead and thermal stress. |
Use Scenario: 200W bridge-tied load (BTL) amplifier with >100kHz bandwidth for studio monitoring systems. IC Role / Device Role / Timing Role: Half-bridge output stage in PWM-based Class-D modulator, operating at 300–500kHz carrier frequency. Use Value: 2ns propagation matching eliminates audible beat frequencies; low CISS (1046pF) and CRSS (2.9pF) suppress RF interference into analog signal paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar GaN half-bridge power stage applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TI LMG3422R030 | 600V rating, 3.0mΩ RDS(on), integrated temperature sensing, larger 6mm × 8mm package | Targeted at higher-voltage industrial motor drives and PFC stages - not suitable for 48V telecom or server VRMs due to overrating and layout overhead. | Select LMG3422R030 only when >400V bus voltage or real-time junction temperature monitoring is required. |
| Navitas NV6136 | 100V rating, 4.5mΩ RDS(on), 150°C max TJ, smaller 4mm × 5mm QFN, no internal UVLO on HB rail | Requires external bootstrap UVLO circuitry and careful gate drive tuning - increases BOM count and validation effort for high-reliability telecom use. | Choose NV6136 only for cost-sensitive consumer audio or portable power where simplified thermal design offsets missing protections. |
Compared with LMG3422R030 and NV6136, the LMG2100R044 uniquely balances 90V/35A capability, integrated HB UVLO, 2ns delay matching, and 5.5mm × 4.5mm footprint - making it the optimal choice for space-constrained, high-efficiency 48V intermediate bus converters where reliability and layout simplicity are prioritized.
Availability
LMG2100R044 is available at Aetrix Electronics and suitable for telecom rectifiers, solar microinverters, server VRMs, and Class-D audio amplifiers requiring stable component supply, long-term lifecycle assurance, and traceable GaN sourcing.
Supply support for LMG2100R044 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-reliability power conversion solutions.
The LMG2100R044 belongs to TI's GaN power stage product line, engineered specifically for high-frequency, high-efficiency DC-DC conversion in datacenter, telecom, and renewable energy systems where size, thermal performance, and switching fidelity are critical.
FAQ
What is the maximum continuous current rating for the LMG2100R044?
The LMG2100R044 is rated for 35A continuous output current from the SW pin at TJ = 25°C, with thermal derating applied per the RθJA = 29°C/W and RθJC(top) = 0.7°C/W specifications. At 125°C junction temperature, the practical continuous current drops to approximately 22A under typical PCB cooling conditions - confirmed by SOA curves in the datasheet Figure 5-8.
Does the LMG2100R044 require external bootstrap diodes or Zener clamps?
No, the LMG2100R044 does not require external bootstrap diodes or Zener clamps. It integrates a low-loss bootstrap diode (VF = 0.7V typ at 100mA) and an internal clamp that regulates HB-HS to 4.65–5.2V - fully protecting the 6V-rated GaN FET gates without additional components.
Can the LMG2100R044 be used with 3.3V PWM controllers?
Yes, the LMG2100R044 supports 3.3V logic inputs directly: its HI and LI pins have TTL-compatible thresholds (VIL ≤ 1.76V, VIH ≥ 1.87V) and operate independently of VCC voltage - enabling seamless interface with 3.3V microcontrollers, FPGAs, or digital PWM controllers without level-shifting circuitry.
How is shoot-through prevented in the LMG2100R044?
The LMG2100R044 does not implement internal shoot-through protection. Its HI and LI inputs are fully independent - if both are asserted high simultaneously, both GaN FETs turn on, causing destructive shoot-through. Prevention relies entirely on external controller-level dead-time insertion (≥10ns recommended) and robust gate drive sequencing.
What is the purpose of the NC pins on the LMG2100R044 RAR package?
Pins 1–4, 8, 9, and 16 on the LMG2100R044 are designated NC (no connect) and are not bonded internally. They must be left floating - neither tied to GND nor routed - to avoid introducing parasitic capacitance or compromising thermal performance. This is explicitly stated in the Pin Configuration table (Section 4) of the datasheet.
LMG2100R044RARR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 17-PowerVQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Half Bridge
- Applications:
- Synchronous Buck Converters
- Interface:
- PWM
- Load Type:
- Inductive, Capacitive, Resistive
- Technology:
- NMOS
- Rds On (Typ):
- 4.4mOhm
- Current - Output / Channel:
- 35A
- Current - Peak Output:
- 125A
- Voltage - Supply:
- 4.75V ~ 5.25V
- Voltage - Load:
- 0V ~ 90V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Features:
- Bootstrap Circuit
- Fault Protection:
- UVLO
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 17-VQFN-FCRLF (5.5x4.5)
LMG2100R044RARR FAQ
1.How can I place an order for LMG2100R044RARR through Aetrix?
Please submit a Request for Quotation (RFQ) for LMG2100R044RARR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LMG2100R044RARR reliable?
The price and inventory of LMG2100R044RARR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LMG2100R044RARR is usually 5 days.
3.What payment methods are accepted for LMG2100R044RARR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LMG2100R044RARR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LMG2100R044RARR?
LMG2100R044RARR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LMG2100R044RARR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LMG2100R044RARR?
For technical support, including LMG2100R044RARR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LMG2100R044RARR requirements.
6.How does Aetrix verify that LMG2100R044RARR is sourced from the original manufacturer or authorized distributors?
All LMG2100R044RARR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LMG2100R044RARR meets industry standards.
7.What is the process for return or replacement of LMG2100R044RARR?
All LMG2100R044RARR units undergo pre-shipment inspection (PSI). If there is an issue with LMG2100R044RARR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LMG2100R044RARR part is unused and in its original packaging.
Return procedure for LMG2100R044RARR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LMG2100R044RARR Tags
-
NCP1393BDR2G
onsemi

-
A3909GLNTR-T
Allegro MicroSystems
-
NCP51530BDR2G
onsemi

-
A3909GLYTR-T
Allegro MicroSystems

-
SIC631CD-T1-GE3
Vishay Siliconix

-
BTN70301EPAXUMA1
Infineon Technologies

-
TDA21520AUMA1
Infineon Technologies

-
AOZ5116QI
Alpha & Omega Semiconductor Inc.

-
IRSM005-301MHTR
Infineon Technologies

-
IRSM005-301MH
Infineon Technologies

-
MP6610GJ-Z
Monolithic Power Systems Inc.

-
DRV8908QPWPRQ1
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
