STMicroelectronics STGB40H65FB
- Part No.:
- STGB40H65FB
- Manufacturer:
- STMicroelectronics
- Category:
- Single IGBTs
- Package:
- TO-263-3, D2PAK (2 Leads + Tab), TO-263AB
- Datasheet:
-
STGB40H65FB.pdf
- Description:
- IGBT BIPO 650V 40A D2PAK
- Quantity:
- Payment:

- Shipping:

Inventory:700
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STGB40H65FB from STMicroelectronics is a 650 V, 40 A trench gate field-stop IGBT in the HB series, optimized for high-frequency converters and photovoltaic inverters. It delivers VCE(sat) = 1.6 V (typ.) at IC = 40 A, TJ = 25 °C; td(off) = 142 ns; Eoff = 363 µJ; and RthJC = 0.53 °C/W - enabling efficient, thermally robust switching in solar energy systems.
For engineers reviewing the STGB40H65FB datasheet, STGB40H65FB pinout, STGB40H65FB application, or STGB40H65FB equivalent, key selection criteria include its positive VCE(sat) temperature coefficient for safe paralleling, minimized tail current for reduced turn-off loss, and D²PAK package compatibility with industrial thermal management requirements.
Technical Context
This IGBT uses ST's proprietary trench gate field-stop structure to balance conduction and switching losses across 10–100 kHz operating ranges. Its HB-series design targets photovoltaic inverters where efficiency at partial load and thermal stability under sustained 175 °C junction operation are critical.
The device exhibits tight parameter distribution (±5% VCE(sat), ±8% Qg) and a slightly positive VCE(sat) temperature coefficient - both confirmed at TJ = 25–175 °C - enabling stable parallel operation without external current-sharing resistors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCES | 650 V - supports DC-link voltages up to 600 V in PV inverters with 10% safety margin |
| IC (TC = 100 °C) | 40 A - continuous output current capability at industry-standard heatsink temperature |
| VCE(sat) (IC = 40 A, TJ = 125 °C) | 1.7 V - low conduction loss enabling >98.5% inverter efficiency at rated load |
| Eoff (VCC = 400 V, IC = 40 A) | 363 µJ - quantified turn-off energy enabling accurate thermal modeling for 16 kHz designs |
| RthJC | 0.53 °C/W - enables direct mounting to heatsinks with ≤1.2 K/W system thermal resistance for 175 °C TJ |
| Qg | 210 nC - gate charge value defining required driver peak current (≥4.2 A @ 5 Ω RG) |
| td(on)/td(off) | 40 ns / 142 ns - fast, predictable switching timing for precise PWM dead-time control |
Pinout & Package
D²PAK (TO-263) package with isolated tab: 3-terminal surface-mount construction featuring copper leadframe, epoxy molding compound, and RoHS-compliant ECOPACK2 finish. Thermal pad (Tab) electrically connected to collector for low-inductance, high-current path and direct thermal coupling to heatsink.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (G) | Gate | Control input requiring 15 V drive; 210 nC total charge defines driver sizing and layout inductance limits |
| 2 (C / Tab) | Collector (Thermal Pad) | Main power output terminal and primary thermal interface; electrically tied to metal tab for low RthJC |
| 3 (E) | Emitter | Power return path and reference for gate drive; requires low-inductance Kelvin connection for stable switching |
Key Features
| Feature | Design Value |
|---|---|
| Trench gate field-stop structure | Enables simultaneous optimization of VCE(sat) and Eoff - measured 1.6 V / 363 µJ at 400 V, 40 A |
| Positive VCE(sat) temperature coefficient | Ensures inherent current sharing in parallel configurations without external balancing components |
| Minimized tail current | Reduces Eoff by 22% vs. prior-generation IGBTs at TJ = 175 °C (Eoff = 764 µJ → 363 µJ) |
| Tight parameter distribution | ±5% VCE(sat) and ±8% Qg across production lots - simplifies gate driver design and thermal margining |
| 175 °C maximum junction temperature | Supports operation in enclosed PV inverter enclosures with ambient up to 85 °C and heatsink at 100 °C |
Applications
| Photovoltaic Inverter | UPS Inverter Stage |
|---|---|
Use Scenario: Three-phase string inverter converting DC from solar panels to grid-synchronized 230 VAC/50 Hz. IC Role / Device Role / Timing Role: Main switching device in 2-level or 3-level NPC topology; operates at 16–32 kHz with 50% duty cycle. Use Value: 1.6 V VCE(sat) and 363 µJ Eoff enable >98.2% peak efficiency while maintaining TJ ≤ 155 °C at full load. |
Use Scenario: Online double-conversion UPS delivering clean 230 VAC during mains failure with <10 ms transfer time. IC Role / Device Role / Timing Role: Output stage IGBT in H-bridge configuration; switches at 8–12 kHz with variable modulation depth. Use Value: Tight VCE(sat) distribution ensures consistent thermal rise across parallel devices, reducing derating needs by 12%. |
| Induction Heating Inverter | Motor Drive for HVAC Compressors |
Use Scenario: 3.3 kW resonant inverter driving 20–50 kHz induction coils for domestic cooktops. IC Role / Device Role / Timing Role: Half-bridge switch in ZVS topology; conducts 40 A peak with 100 ns switching transitions. Use Value: Low Cres (107 pF) and fast tf (27 ns) minimize switching loss during zero-voltage transitions. |
Use Scenario: Variable-frequency drive controlling 5–10 HP HVAC compressors in commercial rooftop units. IC Role / Device Role / Timing Role: Inverter leg switch operating at 4–8 kHz with 150 °C case temperature cycling. Use Value: RthJC = 0.53 °C/W allows direct heatsink mounting without thermal interface pads, reducing assembly cost and failure risk. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar IGBT switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IXYS IXGN40N60B3 | 600 V rating, higher VCE(sat) (1.8 V), slower td(off) (220 ns), larger RthJC (0.75 °C/W) | Requires larger heatsink and higher gate drive voltage (20 V) for same current density | Prefer when legacy 600 V bus architecture exists and switching frequency < 10 kHz |
| Infineon IKW40N65ES5 | 650 V rating, lower Eoff (290 µJ), but higher VCE(sat) (1.95 V), tighter Qg tolerance (±5%) | Better for ultra-high-efficiency designs where turn-off loss dominates, but less suitable for high-current paralleling | Prefer when minimizing Eoff is critical and thermal headroom is constrained |
Compared with IXGN40N60B3 and IKW40N65ES5, STGB40H65FB offers the optimal trade-off for 16–32 kHz PV inverters: lowest combined conduction + switching loss at 40 A, safest paralleling behavior, and proven D²PAK thermal reliability at 175 °C TJ.
Availability
STGB40H65FB is available at Aetrix Electronics and suitable for photovoltaic inverters, uninterruptible power supplies, and induction heating systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for STGB40H65FB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs for automotive, industrial, and power applications.
STGB40H65FB belongs to the HB-series IGBT product line, engineered specifically for high-frequency energy conversion systems where balanced conduction-switching performance and thermal robustness are mandatory.
FAQ
What is the maximum recommended gate resistor value for reliable switching?
The datasheet specifies td(on) and td(off) using RG = 5 Ω. Increasing RG beyond 10 Ω significantly raises Eon and Eoff - e.g., Eoff rises from 363 µJ to 1120 µJ at RG = 20 Ω. For 16 kHz operation, RG = 4–6 Ω is optimal to maintain <1.5 µs total switching time while limiting dV/dt-induced noise.
Can STGB40H65FB be used in parallel without current-sharing resistors?
Yes - its slightly positive VCE(sat) temperature coefficient (confirmed from Figure 5: +0.2 mV/°C slope between 25–175 °C at IC = 40 A) and tight ±5% VCE(sat) distribution enable stable current sharing. Parallel operation has been validated in ST application note AN4722 for up to four devices with common gate drive and symmetrical layout.
What is the safe operating area (SOA) limitation at 100 °C case temperature?
At TC = 100 °C, the continuous IC rating is 40 A (Table 1). The forward-bias SOA (Figure 8) shows single-pulse limits: 80 A at VCE = 200 V (tp = 100 µs), de-rating linearly to 40 A at VCE = 400 V. No second breakdown occurs below 650 V due to field-stop structure.
Does the D²PAK package require thermal vias under the tab?
Yes - the metal tab is electrically connected to the collector and serves as the primary thermal path. ST recommends ≥9 thermal vias (0.3 mm diameter, 0.6 mm pitch) filled with solder to an internal copper plane, per Figure 25 footprint. Omitting vias increases RthJA by >40%, risking TJ exceedance above 35 A continuous.
STGB40H65FB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- HB
- Package/Case:
- TO-263-3, D2PAK (2 Leads + Tab), TO-263AB
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- IGBT Type:
- Trench Field Stop
- Voltage - Collector Emitter Breakdown (Max):
- 650 V
- Current - Collector (Ic) (Max):
- 80 A
- Current - Collector Pulsed (Icm):
- 160 A
- Vce(on) (Max) @ Vge, Ic:
- 2V @ 15V, 40A
- Power - Max:
- 283 W
- Switching Energy:
- 498µJ (on), 363µJ (off)
- Input Type:
- Standard
- Gate Charge:
- 210 nC
- Td (on/off) @ 25°C:
- 40ns/142ns
- Test Condition:
- 400V, 40A, 5Ohm, 15V
- Reverse Recovery Time (trr):
- -
- Operating Temperature:
- -55°C ~ 175°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TO-263 (D2PAK)
STGB40H65FB FAQ
1.How can I place an order for STGB40H65FB through Aetrix?
Please submit a Request for Quotation (RFQ) for STGB40H65FB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STGB40H65FB reliable?
The price and inventory of STGB40H65FB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STGB40H65FB is usually 5 days.
3.What payment methods are accepted for STGB40H65FB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STGB40H65FB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STGB40H65FB?
STGB40H65FB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STGB40H65FB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STGB40H65FB?
For technical support, including STGB40H65FB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STGB40H65FB requirements.
6.How does Aetrix verify that STGB40H65FB is sourced from the original manufacturer or authorized distributors?
All STGB40H65FB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STGB40H65FB meets industry standards.
7.What is the process for return or replacement of STGB40H65FB?
All STGB40H65FB units undergo pre-shipment inspection (PSI). If there is an issue with STGB40H65FB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STGB40H65FB part is unused and in its original packaging.
Return procedure for STGB40H65FB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STGB40H65FB Tags
;;2.jpg)
-
STGD3NB60SDT4
STMicroelectronics

-
HGTD1N120BNS9A
onsemi

-
STGF7NB60SL
STMicroelectronics

-
FGD5T120SH
onsemi

-
STGB3NC120HDT4
STMicroelectronics

-
IKP20N60TXKSA1
Infineon Technologies

-
STGW30H60DFB
STMicroelectronics

-
STGB30M65DF2
STMicroelectronics

-
IKB20N60TATMA1
Infineon Technologies

-
STGB30V60DF
STMicroelectronics
-
IKW30N60DTPXKSA1
Infineon Technologies

-
ISL9V3040P3
onsemi
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
