My Inquiry
My Account
NXP Semiconductors UBA2032TS/N3,118
- Part No.:
- UBA2032TS/N3,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Full Half-Bridge (H Bridge) Drivers
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
UBA2032TS/N3,118.pdf
- Description:
- IC GATE DRVR HALF-BRIDGE 28SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,421
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
UBA2032TS/N3,118 from NXP Semiconductors (formerly Philips) is a high-voltage monolithic full-bridge gate driver IC fabricated in EZ-HV SOI process, designed to drive four external MOSFETs in full-bridge topology for HID lamp ballasts. It integrates bootstrap diodes, high-voltage level shifters, adaptive non-overlap circuitry, and supports internal/external oscillator modes with up to 100 kHz bridge frequency and 550 V maximum bridge voltage.
For engineers reviewing the UBA2032TS/N3,118 datasheet, UBA2032TS/N3,118 pinout, UBA2032TS/N3,118 application, or UBA2032TS/N3,118 equivalent, this page delivers verified technical context, SSOP28 package mapping, confirmed 28-pin terminal roles, real-world HID commutation use cases, and two validated alternative drivers with documented functional differences.
Technical Context
The UBA2032TS/N3,118 implements dual-level high-voltage level shifting to independently drive upper and lower MOSFET gates across ±550 V bridge nodes, with integrated bootstrap diodes enabling self-biased floating supply generation for high-side drivers. Its adaptive non-overlap circuit senses half-bridge voltage slew rate (5–25 V/µs) to dynamically set minimum 600–1300 ns dead time, eliminating fixed timing constraints.
It supports three oscillator configurations: internal RC-tuned (up to 100 kHz), external clock with divider disabled (bridge frequency = input), or external clock with internal ÷2 divider enabled (bridge frequency = ½ input). The start-up sequence predefines bridge state (GHL/GLR HIGH, GLL/GHR LOW) when DD = LOW, and bridge disable (BD > 1.29 V) overrides all logic states with immediate MOSFET turn-off.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Bridge Voltage | 550 V - enables direct interface with HID lamp ballast HV rails without external level-shifting components |
| Bridge Frequency Range | DC to 100 kHz - supports resonant ignition and steady-state AC operation of metal halide and ceramic HID lamps |
| Non-Overlap Time | 600–1300 ns min - adaptive dead-time prevents shoot-through during MOSFET switching transitions |
| High-Side Drive Supply | Floating supply pins FSL/FSR rated to 564 V - sustains gate drive under full bridge voltage swing |
| Logic Supply Range | +LVS/−LVS: 0–464 V differential - allows direct connection to system HV rail for simplified biasing |
| UVLO Thresholds | VHV(rel) = 11–14 V, VHV(UVLO) = 8.5–11.5 V - ensures clean start-up and fault recovery in noisy HV environments |
| Output Sink/Source | Io(sink) = 150–200 mA, Io(source) = 130–180 mA - drives standard power MOSFET gates without external buffers |
Pinout & Package
UBA2032TS/N3,118 is housed in SSOP28 (SOT341-1): plastic shrink small outline package, 28 leads, body width 5.3 mm, pitch 0.65 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (−LVS) | Negative logic supply reference | Reference for EXTDR, BD, SU, DD inputs; accepts up to 464 V below +LVS |
| 2 (EXTDR) | External oscillator input | Accepts TTL/CMOS clock signal referenced to −LVS; triggers bridge commutation on falling edge |
| 3 (+LVS) | Positive logic supply | Provides logic rail; can be tied to HV for single-supply operation in HID systems |
| 6 (HV) | High-voltage supply input | Main power input; powers internal regulators and defines bridge voltage ceiling (550 V max) |
| 9 (VDD) | Internal low-voltage supply | 10.5–13.5 V regulated output; powers logic and gate drivers; requires external decoupling capacitor |
| 10 (SU) | Start-up delay control | RC-filtered input to delay power drive release until gate drive voltage reaches sufficient level |
| 12 (BD) | Bridge disable | Active-high disable (threshold 1.23–1.35 V); forces all outputs LOW regardless of other inputs |
| 13 (RC) | Oscillator timing | Connects external R/C network to set internal oscillator frequency; also disables internal oscillator when shorted to SGND |
| 14 (SGND) | Signal ground | Reference for logic inputs (BD, SU, DD, EXTDR) and internal circuitry |
| 15 (GHL) | Higher left MOSFET gate driver | Drives gate of upper-left MOSFET with respect to SHL; supports 550 V source swing |
| 16 (FSL) | Floating supply left | Bootstrap supply for GHL driver; must be decoupled to SHL with ≥100 nF capacitor |
| 17 (SHL) | Source of higher left MOSFET | High-side source node reference; swings from −3 V to +550 V relative to PGND/SGND |
| 20 (GLL) | Lower left MOSFET gate driver | Drives gate of lower-left MOSFET with respect to PGND; no level shift required |
| 21 (PGND) | Power ground | Reference for lower-side gate drivers (GLL, GLR); isolated from SGND for noise immunity |
| 23 (GLR) | Lower right MOSFET gate driver | Drives gate of lower-right MOSFET with respect to PGND; complements GLL in bridge leg |
| 26 (SHR) | Source of higher right MOSFET | High-side source node reference for right leg; swings −3 V to +550 V relative to PGND/SGND |
| 27 (FSR) | Floating supply right | Bootstrap supply for GHR driver; decoupled to SHR with ≥100 nF capacitor |
| 28 (GHR) | Higher right MOSFET gate driver | Drives gate of upper-right MOSFET with respect to SHR; completes full-bridge drive capability |
Key Features
| Feature | Design Value |
|---|---|
| Integrated bootstrap diodes | Eliminates need for external diodes in floating supply paths, reducing BOM count and PCB area in HID ballast designs |
| Adaptive non-overlap timing | Dynamically adjusts dead time based on actual bridge node dV/dt, ensuring robust shoot-through prevention across temperature and load variations |
| 550 V bridge voltage rating | Directly interfaces with standard HID lamp ballast HV rails without external voltage clamping or level-shifting circuits |
| Predefined start-up bridge state | Guarantees known initial conduction state (GHL/GLR HIGH) to prevent uncontrolled current surge during lamp ignition |
| High-voltage logic supply tolerance | +LVS/−LVS accept up to 464 V differential, enabling direct tie to HV rail for simplified biasing in compact ballast layouts |
Applications
| Automotive HID Headlamp Ballast | Industrial UV Curing Lamp Driver |
|---|---|
Use Scenario: Driving ceramic metal halide (CMH) lamps in vehicle headlamps requiring precise AC square-wave commutation at 100–400 Hz for stable arc maintenance. IC Role / Device Role / Timing Role: Full-bridge gate driver controlling four discrete 600 V MOSFETs; provides adaptive dead-time, HV level shifting, and start-up sequencing per ECE R99 compliance. Use Value: Enables compact, thermally efficient ballast design with integrated bootstrap diodes and 550 V bridge rating-reducing external component count by ≥4 vs. discrete driver solutions. | Use Scenario: Powering high-intensity UV mercury lamps in industrial curing systems where rapid thermal cycling and EMI robustness are critical. IC Role / Device Role / Timing Role: High-voltage full-bridge controller managing resonant ignition and steady-state AC operation; uses external oscillator mode for synchronized multi-lamp control. Use Value: Adaptive non-overlap and 600–1300 ns minimum dead time prevent MOSFET shoot-through during fast thermal transients, improving system reliability over 10,000-hour lamp life. |
| Commercial Street Lighting Ballast | HID Lamp Test Equipment |
Use Scenario: Controlling 70–250 W high-pressure sodium (HPS) lamps in outdoor lighting fixtures exposed to wide ambient temperature ranges (−40°C to +85°C). IC Role / Device Role / Timing Role: Monolithic bridge driver providing HV level shift, internal oscillator tuning, and bridge disable for lamp fault protection and dimming via SU pin modulation. Use Value: Internal UVLO hysteresis (2.0–3.0 V) and junction temperature range (−40°C to +150°C) ensure reliable cold-start and thermal shutdown behavior in unventilated enclosures. | Use Scenario: Programmable lamp characterization bench supporting multiple HID types (MH, HPS, CMH) with variable frequency, duty cycle, and ignition sequencing. IC Role / Device Role / Timing Role: Flexible full-bridge controller accepting external clock (EXTDR) and start-up delay (SU) for precise lamp stress profiling and lifetime testing. Use Value: Dual oscillator modes (internal RC or external clock with/without ÷2) allow exact frequency control from 50 Hz to 100 kHz-enabling standardized lamp test protocols per IEC 60968. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar full-bridge gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IRS2453D(S)PbF | Half-bridge driver with integrated oscillator; lacks full-bridge topology, adaptive non-overlap, and 550 V bridge rating (max 600 V but only for bootstrap, not bridge) | Requires external logic or dual ICs to implement full-bridge; unsuitable for direct HID lamp commutation without added complexity | Select UBA2032TS/N3,118 when full-bridge integration, adaptive dead-time, and single-package 550 V capability are required for HID ballasts. |
| MP8042DQ-LF-P | Full-bridge driver with 600 V rating and integrated bootstrap diodes, but no adaptive non-overlap (fixed 500 ns) and no HV logic supply tolerance (max +LVS = 16 V) | Cannot accept direct HV rail biasing; requires separate logic supply; less robust against dV/dt-induced shoot-through in resonant HID topologies | Choose UBA2032TS/N3,118 for applications demanding HV logic biasing, adaptive dead-time, and proven HID lamp commutation performance. |
Compared with IRS2453D(S)PbF and MP8042DQ-LF-P, UBA2032TS/N3,118 uniquely combines full-bridge integration, adaptive non-overlap timing, 550 V bridge rating, and ±464 V logic supply tolerance-making it the only single-chip solution qualified for direct HID lamp commutation in automotive and industrial ballasts without external timing or level-shifting circuitry.
Availability
UBA2032TS/N3,118 is available at Aetrix Electronics and suitable for automotive HID headlamp ballasts, industrial UV curing systems, and commercial street lighting requiring stable component supply, long-lifecycle support, and consistent parametric performance across production batches.
Supply support for UBA2032TS/N3,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader delivering high-performance analog, logic, and power management solutions, with deep heritage in lighting control ICs dating to Philips' HID innovation legacy.
The UBA2032TS/N3,118 belongs to NXP's high-voltage analog driver product line, specifically engineered for robust, integrated full-bridge control in discharge lamp ballasts-addressing thermal stability, EMI resilience, and long-term reliability in harsh automotive and industrial environments.
FAQ
What is the maximum bridge voltage rating for UBA2032TS/N3,118?
The UBA2032TS/N3,118 has a maximum bridge voltage rating of 550 V, specified as VHV in limiting values. This rating applies to the HV pin and defines the absolute maximum potential difference across the full-bridge output terminals. Exceeding this voltage risks permanent device failure. The IC is designed for direct interface with HID lamp ballast HV rails operating within this limit, and its internal level shifters and bootstrap circuitry are validated up to this voltage.
How does the adaptive non-overlap function work in UBA2032TS/N3,118?
The adaptive non-overlap function in UBA2032TS/N3,118 senses the actual slew rate (dV/dt) of the half-bridge voltage nodes (SHL/SHR) to dynamically adjust dead time. It triggers on voltage transitions exceeding 5–25 V/µs and enforces a minimum non-overlap time of 600–1300 ns. Unlike fixed dead-time circuits, this adaptation ensures optimal timing across varying load conditions, temperature, and MOSFET characteristics-preventing shoot-through while minimizing conduction losses in HID lamp applications.
Can UBA2032TS/N3,118 be powered directly from the high-voltage rail?
Yes, UBA2032TS/N3,118 can be powered directly from the high-voltage rail via the HV pin. Its internal regulators generate the required low-voltage supply (VDD ≈ 11.5 V typical) without needing an external low-voltage source. The logic supply pins (+LVS/−LVS) tolerate up to 464 V differential, allowing them to be tied directly to the HV rail and system ground respectively-enabling single-rail operation common in compact HID ballast designs.
What is the purpose of the SU pin on UBA2032TS/N3,118?
Pin SU on UBA2032TS/N3,118 provides start-up delay control. When the HV or VDD supply rises, the IC enters start-up mode with all outputs LOW until the supply crosses the release threshold (~12.5 V on HV). If gate drive voltage is insufficient at that point, an RC network (R from VDD to SU, C from SU to SGND) delays release until adequate voltage is reached-ensuring reliable MOSFET turn-on during HID lamp ignition. A processor signal can also drive SU for programmable delay.
Does UBA2032TS/N3,118 support external clock synchronization?
Yes, UBA2032TS/N3,118 supports external clock synchronization via the EXTDR pin. In external oscillator mode, an external clock signal applied to EXTDR (referenced to −LVS) directly controls bridge commutation. The internal oscillator is disabled by shorting RC to SGND. With DD = HIGH, bridge frequency equals the external clock frequency; with DD = LOW, the internal ÷2 divider halves the frequency-enabling precise synchronization for multi-lamp systems or EMI reduction through frequency dithering.
UBA2032TS/N3,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- -
- Applications:
- -
- Interface:
- -
- Load Type:
- -
- Technology:
- -
- Rds On (Typ):
- -
- Current - Output / Channel:
- -
- Current - Peak Output:
- -
- Voltage - Supply:
- 10.5V ~ 13.5V
- Voltage - Load:
- -
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Features:
- -
- Fault Protection:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SSOP
UBA2032TS/N3,118 FAQ
1.How can I place an order for UBA2032TS/N3,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for UBA2032TS/N3,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for UBA2032TS/N3,118 reliable?
The price and inventory of UBA2032TS/N3,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for UBA2032TS/N3,118 is usually 5 days.
3.What payment methods are accepted for UBA2032TS/N3,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for UBA2032TS/N3,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for UBA2032TS/N3,118?
UBA2032TS/N3,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your UBA2032TS/N3,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for UBA2032TS/N3,118?
For technical support, including UBA2032TS/N3,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your UBA2032TS/N3,118 requirements.
6.How does Aetrix verify that UBA2032TS/N3,118 is sourced from the original manufacturer or authorized distributors?
All UBA2032TS/N3,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that UBA2032TS/N3,118 meets industry standards.
7.What is the process for return or replacement of UBA2032TS/N3,118?
All UBA2032TS/N3,118 units undergo pre-shipment inspection (PSI). If there is an issue with UBA2032TS/N3,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The UBA2032TS/N3,118 part is unused and in its original packaging.
Return procedure for UBA2032TS/N3,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
UBA2032TS/N3,118 Tags
-
NCP1393BDR2G
onsemi
-
A3909GLNTR-T
Allegro MicroSystems
-
NCP51530BDR2G
onsemi
-
A3909GLYTR-T
Allegro MicroSystems
-
SIC631CD-T1-GE3
Vishay Siliconix
-
BTN70301EPAXUMA1
Infineon Technologies
-
TDA21520AUMA1
Infineon Technologies
-
AOZ5116QI
Alpha & Omega Semiconductor Inc.
-
IRSM005-301MHTR
Infineon Technologies
-
IRSM005-301MH
Infineon Technologies
-
MP6610GJ-Z
Monolithic Power Systems Inc.
-
DRV8908QPWPRQ1
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
