STMicroelectronics VL53L8CHV0GC/1
- Part No.:
- VL53L8CHV0GC/1
- Manufacturer:
- STMicroelectronics
- Category:
- Distance Measuring
- Package:
- Datasheet:
-
VL53L8CHV0GC/1.pdf
- Description:
- SENSOR OPTICAL I2C
- Quantity:
- Payment:

- Shipping:

Inventory:2,884
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
VL53L8CHV0GC/1 from STMicroelectronics is an AI-optimized 8×8 multizone Time-of-Flight (ToF) sensor with compact normalized histogram (CNH) output, 65° diagonal field of view, 2–400 cm ranging per zone, and dual I²C (1 MHz) / SPI (3 MHz) interface - deployed in coffee machine cup-rim detection, robotic floor sensing, gesture recognition, and people counting systems.
For engineers reviewing the VL53L8CHV0GC/1 datasheet, VL53L8CHV0GC/1 pinout, VL53L8CHV0GC/1 application, or VL53L8CHV0GC/1 equivalent, this page delivers verified technical context, validated pin functions, real-world AI-sensor use cases, and confirmed drop-in alternatives for embedded ToF system design.
Technical Context
The VL53L8CHV0GC/1 integrates a Class 1 940 nm VCSEL emitter, SPAD-based 64-zone receiving array, and on-module low-power microcontroller running ST's advanced ranging firmware. Its CNH data path delivers raw time-bin histograms up to 128 bins per zone with programmable bin width down to 37 mm.
It supports autonomous low-power mode with motion-triggered interrupts, configurable zone/bins/frequency trade-offs (e.g., 64 zones × 18 bins @ 15 Hz), and ambient IR level reporting per zone - enabling host-side AI inference without full waveform reconstruction.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Field of View | 45° × 45° square (65° diagonal) detection volume - enables wide-area spatial coverage in compact form factor |
| Ranging Distance | 2–400 cm per zone - supports near-field object localization and long-range presence detection in same frame |
| Output Data Rate | Up to 30 Hz for full CNH + processed ToF data - sufficient for real-time hand posture or robotic navigation feedback loops |
| Interface Speed | I²C up to 1 MHz (address 0x52); SPI up to 3 MHz - ensures low-latency host polling and streaming of multizone histogram data |
| Supply Voltages | AVDD = 3.3 V (VCSEL/analog), CORE_1V8 = 1.8 V (core), IOVDD = 1.2 V or 1.8 V (I/O) - enables flexible power domain partitioning in mixed-voltage SoC designs |
| Operating Temperature | −30 °C to +85 °C - qualified for industrial robotics, smart home appliances, and automotive cabin sensing environments |
| Package | LGA16, 6.4 × 3.0 × 1.75 mm - surface-mount compatible with standard reflow profiles and minimal PCB footprint |
Pinout & Package
LGA16 package with exposed thermal pad (B4) requiring connection to ground plane for thermal conduction and EMI control. All digital signals referenced to IOVDD; AVDD powers analog circuitry and VCSEL; CORE_1V8 supplies internal core logic.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 (GPIO1) | General-purpose I/O / INT output | Open-drain interrupt output signaling motion or threshold events - defaults to tristate; requires 47 kΩ pullup to IOVDD |
| A2 (LPn) | I²C enable/disable control | Active-high logic input disabling I²C communication - used for address switching in multi-sensor systems |
| A3 (IOVDD) | I/O supply rail | Provides 1.2 V or 1.8 V to all digital I/O pins - must match host MCU voltage level for direct interfacing |
| A4 (SDA / MOSI) | Bidirectional data line | I²C data (bidirectional, 2.2 kΩ pullup required); SPI MOSI (input only) - shared physical pin, protocol selected via SPI_I2C_N |
| A5 (SCL / MCLK) | Clock input | I²C clock (input, 2.2 kΩ pullup required); SPI master clock (input) - rising edge samples data in SPI mode |
| C1 (SPI_I2C_N) | Protocol select / I²C reset | Pulldown to GND for I²C mode (active-low); pullup to IOVDD for SPI - toggling resets I²C target only, not full sensor |
| C2 (NCS) | SPI chip select | Active-low SPI enable - falling edge initiates transaction; rising edge terminates and resets internal state machine |
| C5 (MISO) | SPI data output | Push-pull output driven to IOVDD level - carries register read data or status during SPI transactions |
Key Features
| Feature | Design Value |
|---|---|
| Compact Normalized Histogram (CNH) Output | Delivers raw time-bin histograms (up to 128 bins, min 37 mm bin width) per zone - enables host-side ML model training on unprocessed ToF signal distributions |
| Configurable Multizone Resolution | Supports 64-zone (8×8), 32-zone, or 16-zone modes with corresponding histogram bin counts and frame rates - balances spatial resolution vs. temporal response for AI workload tuning |
| Autonomous Low-Power Mode | Hardware-interrupt-driven wake-up on motion or distance threshold crossing - eliminates continuous polling, reducing host CPU load and system power |
| Integrated VCSEL + Metasurface Optics | Class 1 940 nm VCSEL with DOE lenses delivering uniform 45°×45° FoV - eliminates external optics, simplifies cover glass integration, and ensures eye safety |
| Pin-to-Pin Compatibility | Direct replacement for VL53L8CX and driver-compatible with VL53L7CH - enables hardware reuse and firmware migration across ST's ToF product family |
Applications
| Cup Rim Detection | Floor Material Sensing |
|---|---|
|
Use Scenario: Detecting cup position and rim height inside espresso machines and beverage dispensers under varying lighting and steam conditions. IC Role / Device Role / Timing Role: Multizone ToF sensor providing per-zone distance + reflectance + ambient IR data to distinguish ceramic/metal/glass rims from background surfaces. Use Value: Enables precise nozzle alignment and liquid dispensing control without mechanical switches or optical encoders - improving reliability and service life. |
Use Scenario: Identifying floor type (carpet, tile, hardwood, or reflective surfaces) in robotic vacuum cleaners to adjust suction and brush speed. IC Role / Device Role / Timing Role: 64-zone CNH output captures surface texture signatures via histogram shape variation - independent of absolute distance or ambient light. Use Value: Allows adaptive cleaning behavior without calibration or user input - increasing autonomy and cleaning efficiency across heterogeneous home environments. |
| Gesture Recognition | People Counting |
|
Use Scenario: Recognizing hand postures (pinch, swipe, hover) for touchless UI control in smart displays, kiosks, and AR devices. IC Role / Device Role / Timing Role: High-frame-rate (up to 30 Hz) multizone histogram stream fed into lightweight CNN models running on host MCU or NPU. Use Value: Delivers sub-centimeter spatial resolution and motion vector derivation - enabling robust gesture classification even in partial occlusion or low-light conditions. |
Use Scenario: Monitoring occupancy and traffic flow in office lobbies, retail entrances, and residential hallways using ceiling-mounted sensors. IC Role / Device Role / Timing Role: Wide 65° FoV and motion-indicator per zone detect entry/exit direction and dwell time without privacy-invasive video capture. Use Value: Provides anonymized, GDPR-compliant space utilization analytics - supporting HVAC optimization, security alerting, and facility planning. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multizone ToF sensor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| VL53L8CX | Identical LGA16 pinout and CNH architecture; differs in factory calibration and default firmware configuration - no hardware change required. | Targeted at cost-sensitive consumer electronics where full 64-zone CNH bandwidth is not needed; lower max frame rate in high-resolution modes. | Select when leveraging existing VL53L8CX layout and seeking simplified qualification path with identical mechanical fit. |
| VL53L7CH | Same 8×8 zone count and CNH capability but limited to 32 bins maximum and 15 Hz max frame rate; shares driver API and register map. | Optimized for battery-powered devices requiring longer sleep intervals and reduced data throughput - e.g., smart doorbells or occupancy sensors. | Select when prioritizing ultra-low average power over histogram depth or motion responsiveness in AI inference pipelines. |
Compared with VL53L8CHV0GC/1, VL53L8CX offers identical hardware compatibility but less aggressive CNH timing, while VL53L7CH trades histogram resolution and frame rate for extended low-power operation - making VL53L8CH the optimal choice for real-time AI applications demanding full 128-bin, 30 Hz multizone streaming.
Availability
VL53L8CHV0GC/1 is available at Aetrix Electronics and suitable for coffee machine cup detection, robotic floor sensing, gesture recognition, and people counting applications requiring stable component supply, consistent calibration, and long-term production support.
Supply support for VL53L8CHV0GC/1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, sensors, power ICs, and analog components for industrial, automotive, and consumer markets.
The VL53L8CH belongs to ST's FlightSense™ Time-of-Flight sensor family, engineered specifically to deliver AI-ready raw histogram data from multizone IR sensing - targeting next-generation human-machine interaction and intelligent environmental perception.
FAQ
What is the function of the SPI_I2C_N pin on VL53L8CHV0GC/1?
The SPI_I2C_N pin selects the communication protocol: pulled low (GND) enables I²C mode and serves as an active-high I²C reset; pulled high (IOVDD) enables SPI mode. Toggling it from low to high then back to low resets only the I²C interface - not the entire sensor - and does not affect ongoing ranging operations or firmware state.
Can VL53L8CHV0GC/1 operate with 1.2 V IOVDD and 1.8 V CORE_1V8 simultaneously?
Yes. The device supports independent 1.2 V IOVDD (for digital I/O) and 1.8 V CORE_1V8 (for analog core), provided both supplies meet minimum slew rate requirements (0.012 V/µs for CORE_1V8 and IOVDD). This allows integration with 1.2 V host interfaces while maintaining optimal analog performance.
How does the motion indicator feature work per zone?
The motion indicator is computed internally by comparing successive histogram frames per zone - detecting changes in signal amplitude distribution, peak shift, or bin occupancy variance. It outputs a binary flag per zone indicating motion occurrence, eliminating host-side delta computation and reducing latency in responsive applications like gesture triggers.
Is the thermal pad (B4) electrically connected to ground internally?
Yes. The thermal pad (B4) is internally connected to ground and must be soldered to a PCB ground plane. This provides both thermal dissipation for the VCSEL and EMI shielding for the sensitive SPAD array - failure to connect it degrades ranging accuracy, increases noise, and risks thermal shutdown during sustained high-frequency operation.
VL53L8CHV0GC/1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- FlightSense™
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Sensing Distance:
- 157.480" (4m)
- Output Type:
- I2C
- Voltage - Supply:
- 3.13V ~ 3.47V
- Operating Temperature:
- -
- Current - Supply:
- -
- Voltage - Output Difference (Typ) @ Distance:
- -
- Voltage - Output (Typ) @ Distance:
- -30°C ~ 85°C
VL53L8CHV0GC/1 FAQ
1.How can I place an order for VL53L8CHV0GC/1 through Aetrix?
Please submit a Request for Quotation (RFQ) for VL53L8CHV0GC/1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for VL53L8CHV0GC/1 reliable?
The price and inventory of VL53L8CHV0GC/1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for VL53L8CHV0GC/1 is usually 5 days.
3.What payment methods are accepted for VL53L8CHV0GC/1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for VL53L8CHV0GC/1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for VL53L8CHV0GC/1?
VL53L8CHV0GC/1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your VL53L8CHV0GC/1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for VL53L8CHV0GC/1?
For technical support, including VL53L8CHV0GC/1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your VL53L8CHV0GC/1 requirements.
6.How does Aetrix verify that VL53L8CHV0GC/1 is sourced from the original manufacturer or authorized distributors?
All VL53L8CHV0GC/1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that VL53L8CHV0GC/1 meets industry standards.
7.What is the process for return or replacement of VL53L8CHV0GC/1?
All VL53L8CHV0GC/1 units undergo pre-shipment inspection (PSI). If there is an issue with VL53L8CHV0GC/1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The VL53L8CHV0GC/1 part is unused and in its original packaging.
Return procedure for VL53L8CHV0GC/1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
VL53L8CHV0GC/1 Tags

-
VL6180V1NR/1
STMicroelectronics

-
VL6180XV0NR/1
STMicroelectronics

-
VL53L4CDV0DH/1
STMicroelectronics

-
VL53L4CXV0DH/1
STMicroelectronics

-
VL53L3CXV0DH/1
STMicroelectronics

-
VL53L0CXV0DH/1
STMicroelectronics

-
VL53L1CXV0FY/1
STMicroelectronics

-
VL53L1CBV0FY/1
STMicroelectronics
-
GP2Y0A51SK0F
SHARP/Socle Technology

-
TMF8820-1AM
ams-OSRAM USA INC.

-
VL53L7CXV0GC/1
STMicroelectronics

-
VL53L5CXV0GC/1
STMicroelectronics
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
