NXP Semiconductors BFG520W,115
- Part No.:
- BFG520W,115
- Manufacturer:
- NXP Semiconductors
- Category:
- Bipolar RF Transistors
- Package:
- SOT-343 Reverse Pinning
- Datasheet:
-
BFG520W,115.pdf
- Description:
- RF TRANS NPN 15V 9GHZ 4SO
- Quantity:
- Payment:

- Shipping:

Inventory:7,707
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BFG520W,115 from NXP Semiconductors is an NPN silicon planar epitaxial wideband RF transistor in SOT343N package, designed for GHz-range amplification with 9 GHz transition frequency (fT), 17 dB maximum unilateral power gain (GUM) at 900 MHz, and 1.1 dB typical noise figure at 900 MHz and IC = 5 mA - deployed in satellite TV tuners, DECT cordless telephones, and radar detectors.
For engineers reviewing the BFG520W,115 datasheet, BFG520W,115 pinout, BFG520W,115 application, or BFG520W,115 equivalent, key selection criteria include its dual-emitter SOT343N layout, 15 V VCES rating, 70 mA max collector current, gold metallization for reliability, and verified performance at 900 MHz and 2 GHz RF bands.
Technical Context
The BFG520W,115 employs a silicon planar epitaxial structure with gold metallization to ensure thermal stability and long-term reliability in high-frequency front-end stages. Its dual-emitter configuration enables balanced amplifier designs and improved intermodulation distortion suppression.
It operates as a common-emitter RF amplifier with optimized S-parameters: |S21|² = 17 dB at 900 MHz, S11 and S22 matched for 50 Ω systems, and low feedback capacitance (Cre = 0.35 pF) supporting stable wideband gain up to 9 GHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| fT | 9 GHz - enables stable amplification and gain control in 800–2500 MHz cellular, DECT, and SATV bands. |
| GUM | 17 dB at 900 MHz - delivers high small-signal gain without external matching networks in LNA stages. |
| Noise Figure | 1.1 dB typical at 900 MHz, IC = 5 mA - critical for sensitivity in low-level RF receiver front ends. |
| VCES | 15 V - supports operation in 5–12 V bias rails common in portable RF modules and tuners. |
| Ptot | 500 mW at Ts ≤ 85 °C - allows continuous-wave output power up to +17 dBm (50 mW) at 1 dB compression. |
| Cre | 0.35 pF - minimizes internal feedback, enabling unconditional stability in broadband amplifier designs. |
| hFE | 60–250 - provides predictable DC biasing and gain linearity across production lots and temperature. |
Pinout & Package
Package: SOT343N - 4-pin plastic surface-mount package with 1.35 mm × 1.15 mm footprint, 0.45 mm height, and soldering-point thermal resistance Rth j–s = 180 K/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Collector | Main RF output node; requires low-inductance connection to VCC bypass and output matching network. |
| 2 | Base | RF input control terminal; sensitive to parasitic inductance - direct bond-wire or short trace routing recommended. |
| 3 | Emitter | AC ground reference and DC return path; dual-emitter configuration (Pin 3 and Pin 4) supports differential or cascode topologies. |
| 4 | Emitter | Second emitter terminal - used for bias stabilization, degeneration, or balanced amplifier configurations. |
Key Features
| Feature | Design Value |
|---|---|
| Gold metallization | Ensures corrosion resistance and interconnect integrity under thermal cycling and humid environments. |
| Dual-emitter topology | Enables emitter degeneration for linearity improvement and bias point stabilization in LNA designs. |
| Low Cre (0.35 pF) | Reduces risk of oscillation and simplifies stability compensation in 900 MHz–2 GHz amplifier layouts. |
| High fT (9 GHz) | Supports wideband operation beyond 3G/4G LTE bands - validated up to 3 GHz in S-parameter plots. |
| 1.1 dB noise figure | Meets stringent SNR requirements in satellite TV tuner LNAs where signal-to-noise margin is critical. |
Applications
| Satellite TV Tuner LNA | DECT Cordless Telephone PA |
|---|---|
|
Use Scenario: Low-noise amplification of 950–2150 MHz satellite IF signals prior to downconversion. IC Role / Device Role / Timing Role: First-stage LNA in tuner module; configured in common-emitter with emitter degeneration. Use Value: 1.1 dB noise figure preserves weak signal integrity; 17 dB GUM achieves required system gain without cascading stages. |
Use Scenario: Final RF power amplification stage in 1880–1900 MHz DECT handset transmitters. IC Role / Device Role / Timing Role: Linear Class-A/AB driver amplifier; biased at IC = 20 mA, VCE = 6 V. Use Value: 17 dB insertion gain reduces need for pre-driver stages; 500 mW Ptot supports +17 dBm output at 1 dB compression. |
| Radar Detector Front End | Fiber-Optic Repeater Amplifier |
|
Use Scenario: Wideband RF detection and amplification of X-band (8–12 GHz) Doppler signals in automotive radar detectors. IC Role / Device Role / Timing Role: High-gain, low-phase-noise amplifier in superheterodyne receiver IF chain. Use Value: 9 GHz fT ensures usable gain margin above 10 GHz; low Cre maintains stability during fast-sweep operation. |
Use Scenario: Post-detection RF amplification in fiber-optic CATV repeater modules operating at 54–860 MHz. IC Role / Device Role / Timing Role: Broadband gain block in analog video distribution amplifiers. Use Value: Flat 16–17 dB |S21|² response from 250–560 MHz enables uniform channel gain across full CATV spectrum. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NPN RF transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BFG520W/X | Identical die; differs only in marking code (N4 vs N3) and minor test binning - same pinout, specs, and SOT343N package. | No functional difference; qualified for identical RF front-end roles including SATV and DECT. | Select BFG520W/X when traceability to N4-marked units or specific qualification lot data is required. |
| MRF581 | Higher Ptot (750 mW), lower fT (4.5 GHz), higher VCES (25 V); TO-92 package - not SMT-compatible. | Suitable for higher-power fixed-base station amplifiers but incompatible with space-constrained SMT designs. | Choose MRF581 only for through-hole legacy systems requiring >500 mW dissipation and 25 V headroom. |
Compared with BFG520W,115, the BFG520W/X offers identical RF performance and mechanical fit in SOT343N, while the MRF581 trades GHz bandwidth and SMT compatibility for higher voltage and power handling in leaded packaging.
Availability
BFG520W,115 is available at Aetrix Electronics and suitable for satellite TV tuners, DECT cordless telephones, and radar detector designs requiring stable component supply, consistent RF performance across production batches, and long-term lifecycle support.
Supply support for BFG520W,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer applications.
The BFG520W,115 belongs to NXP's legacy RF transistor product line, engineered specifically for high-frequency, low-noise amplification in GHz-band wireless infrastructure and consumer RF front ends.
FAQ
What is the maximum operating frequency of the BFG520W,115?
The BFG520W,115 has a transition frequency (fT) of 9 GHz, confirmed under standard test conditions (IC = 20 mA, VCE = 6 V, f = 1 GHz, Tamb = 25 °C). Its usable small-signal gain extends to at least 3 GHz per S-parameter measurements, making it suitable for 2G/3G/4G LTE and SATV band applications. The BFG520W,115 does not support millimeter-wave frequencies beyond 4 GHz in practical amplifier designs.
Is the BFG520W,115 pin-compatible with the BFG520W/X variant?
Yes - the BFG520W,115 and BFG520W/X share identical pinout (Pin 1 = collector, Pin 2 = base, Pin 3 = emitter, Pin 4 = emitter), SOT343N package dimensions, and electrical specifications. The only documented difference is the marking code (N3 vs N4) and minor test binning; both are drop-in replacements in PCB layouts and schematics.
What is the recommended bias condition for low-noise amplifier use of the BFG520W,115?
For minimum noise figure, the BFG520W,115 should be biased at IC = 5 mA and VCE = 6 V, where F = 1.1 dB typical at 900 MHz. The optimal source reflection coefficient (Γopt) is provided in Fig.16 of the datasheet. This bias point balances noise performance with sufficient linearity for SATV and DECT LNA applications.
Does the BFG520W,115 require external matching networks for 900 MHz operation?
Yes - although the BFG520W,115 achieves 17 dB |S21|² at 900 MHz, its S-parameters (S11, S22) indicate mismatch to 50 Ω. External input/output matching networks are required to maximize gain, minimize noise figure, and ensure unconditional stability. Matching is confirmed in Figures 18–21 of the official datasheet.
What thermal derating applies to the BFG520W,115 above 85 °C solder-point temperature?
The BFG520W,115 has a thermal resistance Rth j–s = 180 K/W and a maximum junction temperature of 175 °C. Power dissipation must be linearly derated above Ts = 85 °C: Ptot = 500 mW − [(Ts − 85) × 2.78 mW/°C]. At Ts = 125 °C, rated Ptot drops to 389 mW. This derating curve is shown in Figure 2 of the datasheet.
BFG520W,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- SOT-343 Reverse Pinning
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Transistor Type:
- NPN
- Voltage - Collector Emitter Breakdown (Max):
- 15V
- Frequency - Transition:
- 9GHz
- Noise Figure (dB Typ @ f):
- 1.1dB ~ 2.1dB @ 900MHz
- Gain:
- -
- Power - Max:
- 500mW
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 60 @ 20mA, 6V
- Current - Collector (Ic) (Max):
- 70mA
- Operating Temperature:
- 175°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-SO
BFG520W,115 FAQ
1.How can I place an order for BFG520W,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for BFG520W,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BFG520W,115 reliable?
The price and inventory of BFG520W,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BFG520W,115 is usually 5 days.
3.What payment methods are accepted for BFG520W,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BFG520W,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BFG520W,115?
BFG520W,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BFG520W,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BFG520W,115?
For technical support, including BFG520W,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BFG520W,115 requirements.
6.How does Aetrix verify that BFG520W,115 is sourced from the original manufacturer or authorized distributors?
All BFG520W,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BFG520W,115 meets industry standards.
7.What is the process for return or replacement of BFG520W,115?
All BFG520W,115 units undergo pre-shipment inspection (PSI). If there is an issue with BFG520W,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BFG520W,115 part is unused and in its original packaging.
Return procedure for BFG520W,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BFG520W,115 Tags

-
BFR182WH6327XTSA1
Infineon Technologies

-
BFR92PE6327HTSA1
Infineon Technologies

-
BFR360FH6327XTSA1
Infineon Technologies

-
BFR193FH6327XTSA1
Infineon Technologies

-
BFU550AR
NXP USA Inc.

-
BFR460L3E6327XTMA1
Infineon Technologies

-
MMBTH81
onsemi

-
BFU520WX
NXP Semiconductors

-
BFP840FESDH6327XTSA1
Infineon Technologies

-
BFP650H6327XTSA1
Infineon Technologies

-
BFU520AR
NXP Semiconductors

-
BFS483H6327XTSA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

