NXP Semiconductors BFG520/X,235
- Part No.:
- BFG520/X,235
- Manufacturer:
- NXP Semiconductors
- Category:
- Bipolar RF Transistors
- Package:
- TO-253-4, TO-253AA
- Datasheet:
-
BFG520/X,235.pdf
- Description:
- RF TRANS NPN 15V 9GHZ SOT143B
- Quantity:
- Payment:

- Shipping:

Inventory:8,057
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
BFG520/X from NXP Semiconductors is an NPN silicon planar epitaxial RF transistor in SOT143R package, designed for GHz-range frontend amplification with 9 GHz transition frequency (fT), 1.1 dB minimum noise figure at 900 MHz, and 19 dB maximum unilateral power gain at 900 MHz - deployed in DECT cordless telephones, satellite TV tuners, and radar detectors.
For engineers reviewing the BFG520/X datasheet, BFG520/X pinout, BFG520/X application, or BFG520/X equivalent, this page delivers verified pin configuration (SOT143R: Pin 1=collector, Pin 2=emitter, Pin 3=base, Pin 4=emitter), thermal resistance (Rth j-s = 290 K/W), noise circle data, intermodulation distortion performance (d2 = −50 dB), and validated alternatives for RF amplifier design.
Technical Context
The BFG520/X operates as a common-emitter RF amplifier with dual-emitter configuration enabling balanced input/output matching and improved stability at UHF frequencies. Its gold metallization ensures long-term reliability under thermal cycling, while the SOT143R reverse-pinned layout supports compact PCB routing in space-constrained frontends.
It delivers 17 dBm output power at 1 dB compression and 26 dBm third-order intercept point (IIP3) at 900 MHz under standard bias (IC = 20 mA, VCE = 6 V), supporting linear amplification in multi-carrier cellular and SATV tuner applications without external neutralization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| fT | 9 GHz typical - enables stable amplification up to 2 GHz with usable gain margin |
| Fmin | 1.1 dB typical at 900 MHz (IC = 5 mA) - critical for low-noise LNA stages in SATV tuners |
| GUM | 19 dB typical at 900 MHz - provides high gain without requiring cascaded stages |
| P1dB | 17 dBm typical - supports sufficient output headroom for DECT PA driver stages |
| IC max | 70 mA absolute maximum - defines safe DC bias envelope for continuous-wave operation |
| Rth j-s | 290 K/W - requires thermal pad soldering to PCB ground plane for junction temperature control |
| VCEO | 15 V maximum - sets supply rail limit for single-supply 12 V RF amplifier designs |
Pinout & Package
Package: SOT143R - plastic surface-mounted 4-lead package with reverse pinning (top view: Pin 1=collector, Pin 2=emitter, Pin 3=base, Pin 4=emitter); 3.0 × 1.4 mm footprint; collector tab thermally connected to PCB for heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Collector | Main RF output node; electrically and thermally tied to exposed collector tab |
| 2 | Emitter | First emitter terminal; used for DC bias return and RF grounding via bypass capacitor |
| 3 | Base | RF input control node; requires impedance-matched network for optimal noise figure |
| 4 | Emitter | Second emitter terminal; enables differential or degenerated bias configurations |
Key Features
| Feature | Design Value |
|---|---|
| Dual-emitter topology | Enables emitter degeneration for improved linearity and stability without external components |
| Gold metallization | Prevents intermetallic migration and contact degradation during 175 °C junction operation |
| Low feedback capacitance | 0.3 pF typical (Cre) - reduces risk of oscillation in broadband 900 MHz–2 GHz designs |
| Noise circle characterization | Γopt provided at 900 MHz and 2 GHz - allows precise input matching for Fmin achievement |
| High IIP3 | 26 dBm typical - supports two-tone LTE/DECT signals with <−50 dBc intermodulation suppression |
Applications
| DECT Cordless Telephone Frontend | Satellite TV Tuner LNA |
|---|---|
Use Scenario: Amplifying weak 1.88–1.90 GHz RF signals from antenna before downconversion in portable DECT handsets. IC Role / Device Role / Timing Role: Low-noise amplifier (LNA) stage with matched input impedance and minimal added noise. Use Value: 1.6 dB noise figure at 20 mA bias enables >15 dB SNR margin in 64-QAM demodulation under weak-signal conditions. | Use Scenario: First-stage amplification of 950–2150 MHz satellite IF signals in set-top box tuners. IC Role / Device Role / Timing Role: Wideband LNA with flat gain response across full SATV band. Use Value: 13 dB GUM at 2 GHz and 19 dB at 900 MHz ensures consistent gain over entire 1.2 GHz bandwidth. |
| Radar Detector RF Amplifier | Fiber-Optic Repeater Driver |
Use Scenario: Boosting X-band (10.5 GHz) and K-band (24.15 GHz) Doppler signals in automotive radar detectors. IC Role / Device Role / Timing Role: High-frequency gain block operating near fT limit with stabilized bias. Use Value: 9 GHz fT and 0.3 pF Cre allow stable 2 GHz operation with >10 dB gain margin for harmonic rejection filtering. | Use Scenario: Driving optical modulator bias networks in 1.25 Gbps fiber-optic repeater modules. IC Role / Device Role / Timing Role: Linear RF buffer amplifier interfacing between DSP DAC and high-impedance modulator input. Use Value: −50 dB d2 distortion and 26 dBm IIP3 preserve signal integrity for multi-level PAM-4 eye diagrams. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BFG520/XR | Same die, SOT143R package with identical pinout (Pin 1=C, Pin 2=E, Pin 3=B, Pin 4=E) | No functional difference; XR suffix denotes tape-and-reel packaging variant | Select BFG520/XR for automated SMT assembly requiring reel-fed placement |
| MRF581 | Higher P1dB (20 dBm), higher VCEO (25 V), but lower fT (6 GHz) and higher Fmin (1.8 dB) | Better suited for medium-power driver stages than ultra-low-noise LNA roles | Choose MRF581 when higher output power and voltage tolerance outweigh noise sensitivity |
Compared with BFG520/X, BFG520/XR offers identical electrical performance and pin compatibility for drop-in replacement in SOT143R layouts, while MRF581 trades noise performance for higher output capability - making it suitable for driver rather than frontend LNA use cases.
Availability
BFG520/X is available at Aetrix Electronics and suitable for DECT cordless telephone frontends, satellite TV tuner LNAs, and radar detector RF amplifiers requiring stable component supply across extended production lifecycles.
Supply support for BFG520/X includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and consumer markets.
The BFG520/X belongs to NXP's legacy RF transistor product line, engineered specifically for GHz-range wireless frontend applications including cellular, cordless, SATV, and radar systems where low noise, high gain, and reliability are essential.
FAQ
What is the pin configuration of the BFG520/X?
The BFG520/X uses the SOT143R package with reverse pinning: Pin 1 is collector, Pin 2 is emitter, Pin 3 is base, and Pin 4 is emitter. This differs from the standard SOT143B (BFG520) pinout and must be verified on PCB layout to avoid misconnection. The dual-emitter structure supports degenerated biasing, and the collector tab requires thermal anchoring to PCB ground for reliable 290 K/W thermal resistance.
What is the maximum operating frequency supported by the BFG520/X?
The BFG520/X has a typical transition frequency (fT) of 9 GHz, meaning it maintains useful current gain up to that frequency. In practical amplifier designs, it delivers stable 13 dB unilateral gain at 2 GHz and 19 dB at 900 MHz. Operation beyond 2 GHz requires careful layout, grounding, and stabilization due to decreasing gain margin and rising feedback capacitance effects - confirmed by S-parameter plots in the official datasheet.
How does the BFG520/X achieve low noise performance in LNA applications?
The BFG520/X achieves a minimum noise figure of 1.1 dB at 900 MHz through optimized epitaxial base thickness, gold metallization reducing contact resistance, and low feedback capacitance (0.3 pF). Its noise circle data specifies Γopt for precise 50 Ω input matching, and the dual-emitter configuration allows emitter degeneration to further suppress noise without sacrificing gain - all validated under IC = 5 mA, VCE = 6 V conditions per the BFG520/X datasheet.
Can the BFG520/X replace the BFG520 in existing designs?
No - the BFG520/X uses SOT143R reverse pinning (Pin 1=C, Pin 2=E, Pin 3=B, Pin 4=E), whereas the BFG520 uses SOT143B standard pinning (Pin 1=C, Pin 2=B, Pin 3=E, Pin 4=E). Swapping them without PCB revision causes functional failure. The BFG520/XR variant shares the same pinout as BFG520/X and is a direct replacement; always verify package code (%ML for BFG520/X) and layout alignment before substitution.
What thermal management is required for continuous operation of the BFG520/X?
The BFG520/X has a junction-to-solder-point thermal resistance (Rth j-s) of 290 K/W and a maximum junction temperature of 175 °C. To sustain 300 mW total power dissipation, the solder point temperature (Ts) must not exceed 88 °C - achieved by soldering the exposed collector tab directly to a large copper pour or thermal pad on the PCB. Without this, junction temperature rise exceeds safe limits within seconds under full bias (IC = 70 mA, VCE = 4.3 V).
BFG520/X,235 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- TO-253-4, TO-253AA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Transistor Type:
- NPN
- Voltage - Collector Emitter Breakdown (Max):
- 15V
- Frequency - Transition:
- 9GHz
- Noise Figure (dB Typ @ f):
- 1.1dB ~ 2.1dB @ 900MHz
- Gain:
- -
- Power - Max:
- 300mW
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 60 @ 20mA, 6V
- Current - Collector (Ic) (Max):
- 70mA
- Operating Temperature:
- 175°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-143B
BFG520/X,235 FAQ
1.How can I place an order for BFG520/X,235 through Aetrix?
Please submit a Request for Quotation (RFQ) for BFG520/X,235 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for BFG520/X,235 reliable?
The price and inventory of BFG520/X,235 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for BFG520/X,235 is usually 5 days.
3.What payment methods are accepted for BFG520/X,235?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for BFG520/X,235 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for BFG520/X,235?
BFG520/X,235 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your BFG520/X,235 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for BFG520/X,235?
For technical support, including BFG520/X,235 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your BFG520/X,235 requirements.
6.How does Aetrix verify that BFG520/X,235 is sourced from the original manufacturer or authorized distributors?
All BFG520/X,235 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that BFG520/X,235 meets industry standards.
7.What is the process for return or replacement of BFG520/X,235?
All BFG520/X,235 units undergo pre-shipment inspection (PSI). If there is an issue with BFG520/X,235, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The BFG520/X,235 part is unused and in its original packaging.
Return procedure for BFG520/X,235:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
BFG520/X,235 Tags

-
BFR182WH6327XTSA1
Infineon Technologies

-
BFR92PE6327HTSA1
Infineon Technologies

-
BFR360FH6327XTSA1
Infineon Technologies

-
BFR193FH6327XTSA1
Infineon Technologies

-
BFU550AR
NXP USA Inc.

-
BFR460L3E6327XTMA1
Infineon Technologies

-
MMBTH81
onsemi

-
BFU520WX
NXP Semiconductors

-
BFP840FESDH6327XTSA1
Infineon Technologies

-
BFP650H6327XTSA1
Infineon Technologies

-
BFU520AR
NXP Semiconductors

-
BFS483H6327XTSA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

