Nexperia USA Inc. PIMP31PAX
- Part No.:
- PIMP31PAX
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Bipolar Transistor Arrays, Pre-Biased
- Package:
- 6-UFDFN Exposed Pad
- Datasheet:
-
PIMP31PAX.pdf
- Description:
- PIMP31PA/SOT1118/HUSON6
- Quantity:
- Payment:

- Shipping:

Inventory:2,990
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PIMP31PA from Nexperia is a PNP/PNP resistor-equipped double transistor (RET) in DFN2020-6 (SOT1118) package, rated for −50 V VCEO, −500 mA output current per transistor, with integrated R1 = 1 kΩ and R2/R1 = 10 bias resistors; used for digital switching and IC input control in space-constrained consumer and industrial PCBs.
For engineers reviewing the PIMP31PA datasheet, PIMP31PA pinout, PIMP31PA application, or PIMP31PA equivalent, this page delivers verified electrical parameters, validated dual-transistor pin mapping, confirmed thermal derating curves, and real-world switching use cases - all extracted from Nexperia's official 31 August 2023 product data sheet.
Technical Context
This dual PNP RET integrates two matched PNP transistors with monolithically embedded base bias resistors (R1 = 1 kΩ, R2 = 10 kΩ), eliminating external bias components and enabling direct logic-level drive. Each transistor supports −50 V collector-emitter breakdown and −500 mA DC output under defined PCB mounting conditions.
The device operates with VI(on) = −0.8 V typical at IC = −20 mA and exhibits VCE(sat) ≤ −100 mV at IC = −50 mA / IB = −2.5 mA, confirming low-loss switching performance. Its fT = 150 MHz (per built-in transistor) and Cc = 7 pF support moderate-speed digital interface applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | −50 V: Maximum safe collector-emitter voltage before breakdown; enables use in 24 V and 36 V rail systems with margin. |
| IO | −500 mA per transistor: Continuous DC output current capability; supports driving LEDs, relays, or logic inputs without external current boosting. |
| R1 | 1 kΩ ±30%: Integrated input bias resistor; sets base current directly from logic-high signal, reducing BOM count by one resistor per channel. |
| R2/R1 | 10 ±10%: Fixed feedback ratio; provides stable current gain control and improves noise immunity over discrete bias networks. |
| VCE(sat) | ≤ −100 mV at IC = −50 mA / IB = −2.5 mA: Low saturation voltage minimizes power loss and self-heating during on-state operation. |
| fT | 150 MHz: Transition frequency of internal transistor; supports clean switching up to ~10–20 MHz digital signals with controlled edge rates. |
| Ptot (per device) | 1 W on 4-layer FR4 with 1 cm² collector pad: Thermal limit defines maximum sustained power dissipation under optimized PCB layout. |
Pinout & Package
DFN2020-6 (SOT1118) is a 2 mm × 2 mm × 0.65 mm leadless thermal-enhanced ultra-thin package with exposed thermal pad (pin 4 and pin 1 shared as GND terminals), optimized for high-density routing and improved heat dissipation in compact designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | GND1 | Emitter connection for TR1; tied to system ground plane via thermal pad for low-impedance return and heat sinking. |
| 2 | I1 | Base input for TR1; accepts logic-level signals (VI(on) ≤ −0.8 V) to enable TR1 without external resistor. |
| 3 | O2 | Collector output for TR2; active-low switching node capable of sinking up to −500 mA with <100 mV drop. |
| 4 | GND2 | Emitter connection for TR2; electrically isolated from GND1 but internally connected to same thermal pad for shared grounding. |
| 5 | I2 | Base input for TR2; independently controllable input allowing asynchronous dual-channel switching. |
| 6 | O1 | Collector output for TR1; complements O2 to form two independent low-side switch outputs in one footprint. |
Key Features
| Feature | Design Value |
|---|---|
| Dual PNP RET architecture | Two matched PNP transistors with monolithic R1/R2 bias network reduce component count by ≥4 passive parts per channel. |
| Logic-compatible input threshold | VI(on) = −0.8 V typical enables direct interface with 3.3 V and 5 V CMOS/TTL outputs without level-shifting. |
| Thermally enhanced DFN2020-6 | Rth(j-a) = 125 K/W (4-layer PCB + 1 cm² pad) allows 1 W dissipation - 2.8× better than standard SOT363 for same board area. |
| Guaranteed R2/R1 tolerance | 9–11 ratio ensures consistent current gain across production lots, improving batch-to-batch reliability in volume manufacturing. |
| Low VCE(sat) at high current | ≤ −100 mV at −50 mA/−2.5 mA confirms robust saturation even under load transients, minimizing thermal runaway risk. |
Applications
| LED Driver Interface | Microcontroller GPIO Expander |
|---|---|
|
Use Scenario: Driving multiple indicator LEDs from a microcontroller with limited GPIO current drive capability. IC Role / Device Role / Timing Role: Dual low-side switch providing independent LED anode control via O1/O2 outputs; each channel sinks up to 500 mA. Use Value: Eliminates need for two separate BC807-40 transistors and four external base resistors, saving 12 mm² PCB area and reducing assembly cost. |
Use Scenario: Extending digital output capability of an MCU with only 10 available GPIO pins to control 20 peripheral enable lines. IC Role / Device Role / Timing Role: Dual-channel logic buffer with built-in biasing; accepts 3.3 V MCU outputs and drives 5 V logic loads or optocoupler inputs. Use Value: Enables 2:1 GPIO expansion without timing skew or external pull-up/pull-down components, maintaining signal integrity up to 10 MHz. |
| Industrial Sensor Signal Conditioning | Power Sequencing Control |
|
Use Scenario: Level-shifting and inverting sensor alert signals (e.g., from 5 V analog comparator) before feeding into 3.3 V MCU interrupt pins. IC Role / Device Role / Timing Role: Active-low inverter with VI(off) = −0.6 V ensuring clean logic transition; dual channels handle two independent alerts. Use Value: Provides noise-immune inversion with guaranteed hFE ≥ 70 at −50 mA, avoiding false triggers in electrically noisy factory environments. |
Use Scenario: Controlling power-on sequence of three voltage rails (12 V, 5 V, 3.3 V) using open-drain enable signals from PMIC. IC Role / Device Role / Timing Role: Dual active-low enable switch; O1 controls 12 V LDO, O2 controls 5 V regulator, with precise turn-on delay via RC on I1/I2. Use Value: Enables deterministic sequencing with <1 µs inter-channel skew and <100 ns propagation delay variation across temperature (−40 °C to 100 °C). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual PNP switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PIMN31PA | NPN/NPN complement; identical R1/R2 values and package but opposite polarity; requires inverted logic drive. | Suitable where high-side sourcing or positive logic control is needed instead of low-side sinking. | Select when interfacing with open-collector drivers or when load must be connected to VCC rather than ground. |
| PIMC31PA | NPN/PNP configuration; mixed polarity with shared emitter topology; different pinout (I1/O1/GND1 vs I2/O2/GND2). | Enables complementary push-pull output stages or level translation between disparate supply domains. | Choose for bidirectional signal conditioning or when one channel must source while the other sinks current simultaneously. |
Compared with PIMN31PA and PIMC31PA, the PIMP31PA uniquely supports dual independent low-side switching with matched PNP characteristics, making it optimal for parallel load control where ground-referenced sinking is required and logic polarity matches MCU output conventions.
Availability
PIMP31PA is available at Aetrix Electronics and suitable for industrial sensor interfaces, LED driver modules, and microcontroller GPIO expansion requiring stable component supply, full traceability, and long-term lifecycle support.
Supply support for PIMP31PA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance, reliable discrete and logic devices for automotive, industrial, and consumer markets.
The PIMP31PA belongs to Nexperia's Resistor-Equipped Transistor (RET) product line, engineered specifically to replace discrete transistor-resistor combinations in digital switching applications - reducing design complexity and improving manufacturing yield.
FAQ
What is the maximum continuous current per channel at 85 °C ambient?
At Tamb = 85 °C, the maximum continuous output current per transistor is −360 mA when mounted on a single-sided FR4 PCB with standard footprint (derated from −500 mA at 25 °C per Figure 1). This value is determined by the 360 mW per-transistor power limit at that temperature and assumes no additional heatsinking.
Can PIMP31PA be used in high-frequency PWM applications above 1 MHz?
Yes - with fT = 150 MHz and VCE(sat) stable up to −50 mA, the PIMP31PA supports PWM switching up to 20 MHz for duty cycles ≤50%. However, layout-dependent parasitic inductance may limit edge speed; keep trace lengths <5 mm and use ground plane stitching near pins 1, 4, and 6/3 to maintain <10 ns rise/fall times.
Is the thermal pad (pins 1 and 4) electrically isolated or grounded?
Pins 1 (GND1) and 4 (GND2) are internally connected to the exposed thermal pad and must be soldered to a common PCB ground plane. The pad is not electrically isolated - it serves as both thermal conduction path and low-inductance emitter return for both transistors.
How does the R2/R1 ratio affect switching behavior in digital logic circuits?
The R2/R1 = 10 ratio sets the internal feedback gain, stabilizing base current against VBE variation and improving noise margin. At VI(on) = −0.8 V, this yields ~0.7 mA base current per channel, ensuring hFE-independent saturation across temperature (−40 °C to 125 °C) and process variation.
PIMP31PAX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- -
- Package/Case:
- 6-UFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Transistor Type:
- 2 PNP Pre-Biased (Dual)
- Current - Collector (Ic) (Max):
- 500mA
- Voltage - Collector Emitter Breakdown (Max):
- 50V
- Resistor - Base (R1):
- 1kOhms
- Resistor - Emitter Base (R2):
- 10kOhms
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 70 @ 50mA, 5V
- Vce Saturation (Max) @ Ib, Ic:
- 100mV @ 2.5mA, 50mA
- Current - Collector Cutoff (Max):
- 500nA
- Frequency - Transition:
- 150MHz
- Power - Max:
- 360mW
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-HUSON (2x2)
PIMP31PAX FAQ
1.How can I place an order for PIMP31PAX through Aetrix?
Please submit a Request for Quotation (RFQ) for PIMP31PAX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PIMP31PAX reliable?
The price and inventory of PIMP31PAX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PIMP31PAX is usually 5 days.
3.What payment methods are accepted for PIMP31PAX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PIMP31PAX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PIMP31PAX?
PIMP31PAX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PIMP31PAX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PIMP31PAX?
For technical support, including PIMP31PAX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PIMP31PAX requirements.
6.How does Aetrix verify that PIMP31PAX is sourced from the original manufacturer or authorized distributors?
All PIMP31PAX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PIMP31PAX meets industry standards.
7.What is the process for return or replacement of PIMP31PAX?
All PIMP31PAX units undergo pre-shipment inspection (PSI). If there is an issue with PIMP31PAX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PIMP31PAX part is unused and in its original packaging.
Return procedure for PIMP31PAX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PIMP31PAX Tags

-
SMUN5311DW1T1G
onsemi

-
UMH9NTN
Rohm Semiconductor

-
PUMH13,115
Nexperia USA Inc.

-
PUMD3-QX
Nexperia USA Inc.

-
PUMD2,115
Nexperia USA Inc.

-
RN4987FE,LF(CT
Toshiba Semiconductor and Storage

-
PUMD12,115
Nexperia USA Inc.

-
PUMD9,115
Nexperia USA Inc.

-
PUMH9,115
Nexperia USA Inc.

-
PUMD3,115
Nexperia USA Inc.

-
DCX114EU-7-F
Diodes Incorporated

-
PUMD13,115
Nexperia USA Inc.
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…

