Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > Bipolar (BJT) > Bipolar Transistor Arrays, Pre-Biased

Nexperia USA Inc. PUMH13,115

Name: PUMH13,115
Brand: Nexperia USA Inc.
SKU: PUMH13,115
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: PUMH13,115

Manufacturer:: Nexperia USA Inc.

Category:: Bipolar Transistor Arrays, Pre-Biased

Package:: 6-TSSOP, SC-88, SOT-363

Datasheet:: PUMH13,115.pdf

Description:: TRANS PREBIAS 2NPN 50V 6TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,345

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

PUMH13 from Nexperia is an NPN/NPN resistor-equipped double transistor (RET) in SOT363-3 (SC-88) package, rated for 50 V V_CEO, 100 mA output current per transistor, with integrated bias resistors R1 = 4.7 kΩ and R2 = 47 kΩ. It functions as a dual digital switching element for low-power logic interfacing and peripheral control in space-constrained PCBs.

For engineers reviewing the PUMH13 datasheet, PUMH13 pinout, PUMH13 application, or PUMH13 equivalent, key selection criteria include verified dual-NPN topology, guaranteed R2/R1 ratio of 10 ±2, thermal resistance of 417 K/W (per device), and compatibility with standard reflow soldering footprints for TSSOP6.

Technical Context

The PUMH13 integrates two matched NPN transistors with monolithically embedded base bias networks-R1 connects input to base, R2 connects base to emitter-enabling single-resistor drive without external components. Each transistor operates independently with open-base V_CEO = 50 V and I_O = 100 mA rating.

Its internal resistor network yields a fixed R2/R1 ratio of 10 (min 8, max 12), ensuring consistent turn-on threshold (V_I(on) = 0.9–1.3 V at I_C = 5 mA) and off-state immunity (V_I(off) = 0.5–0.6 V at I_C = 100 µA), supporting reliable TTL/CMOS-level signal translation.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CEO	50 V - Maximum safe collector-emitter voltage with base open; defines rail tolerance in 3.3 V/5 V logic interface circuits.
I_O	100 mA - Continuous DC output current per transistor; supports driving LEDs, small relays, or logic inputs without external current limiting.
R1	4.7 kΩ ±28% - Input bias resistor enabling direct connection to microcontroller GPIOs without discrete pull-up/down components.
R2/R1	10 ±2 - Fixed internal resistor ratio ensuring predictable base current division and stable saturation behavior across temperature.
P_tot (per device)	300 mW at T_amb ≤ 25 °C - Total power dissipation limit for both transistors on FR4 PCB; sets maximum simultaneous switching duty cycle.
f_T	230 MHz typical - Transition frequency indicating usable bandwidth up to ~10–20 MHz for digital switching applications.
V_CE(sat)	100 mV max at I_C = 5 mA, I_B = 0.25 mA - Low saturation voltage minimizes power loss and ensures clean logic-low output levels.

Pinout & Package

SOT363-3 (TSSOP6) plastic surface-mounted package: 1.3 mm × 2.2 mm footprint, 0.65 mm pitch, 0.9 mm max height, designed for automated placement and reflow soldering on FR4 PCBs with single-sided 35 µm copper.

Pin/Terminal	Circuit Role	Design Meaning
1	GND1	Emiter of TR1; common reference node for first transistor's output path.
2	I1	Input (base) of TR1; accepts logic-level signals directly from MCU or gate outputs.
3	O2	Collector of TR2; active-high switched output for second channel.
4	GND2	Emiter of TR2; independent ground return for second transistor, enabling isolated load control.
5	I2	Input (base) of TR2; electrically isolated from I1, allowing independent dual-channel control.
6	O1	Collector of TR1; primary active-high output, paired with GND1 for load switching.

Key Features

Feature	Design Value
Dual NPN RET topology	Two fully independent NPN transistors with dedicated bias networks eliminate need for 4 external resistors in typical switch designs.
Guaranteed R2/R1 ratio	10 ±2 ensures consistent base current scaling across production lots and temperature (−40 °C to +150 °C junction).
Low V_CE(sat)	≤100 mV at I_C = 5 mA enables <1 mW conduction loss per channel-critical for battery-powered sensor nodes.
Thermal performance	R_th(j-a) = 417 K/W (per device) on FR4 allows sustained dual-channel operation at ambient up to 85 °C without derating.
Standardized footprint	SOT363-3 outline matches JEDEC MO-178AC, enabling drop-in replacement and compatibility with existing pick-and-place programs.

Applications

LED Driver Interface

Microcontroller GPIO Expander

Use Scenario: Driving multiple status LEDs from a resource-constrained MCU with limited GPIO count and no external BOM budget.

IC Role / Device Role / Timing Role: Dual-channel level-shifting switch translating 3.3 V GPIO outputs into 5 V-compatible LED sink paths.

Use Value: Eliminates 4 discrete resistors and 2 transistors per channel, reducing board area by >60% and assembly cost by $0.018/unit at volume.

Use Scenario: Adding two extra digital outputs to an STM32-based industrial controller where PCB real estate is constrained.

IC Role / Device Role / Timing Role: Logic-level translator and current buffer, accepting CMOS inputs and delivering 100 mA sink capability per channel.

Use Value: Enables direct connection to 5 V loads (e.g., optocoupler inputs, small solenoids) without additional level shifters or driver ICs.

Logic Signal Inverter Pair

Low-Power Sensor Interface

Use Scenario: Implementing complementary enable/disable logic for two independent subsystems in a portable medical device.

IC Role / Device Role / Timing Role: Dual inverting switch providing synchronized high-side disable and low-side enable signals with matched propagation delay.

Use Value: Achieves <10 ns inter-channel skew and eliminates timing mismatch risks inherent in discrete resistor-transistor pairs.

Use Scenario: Conditioning digital outputs from MEMS accelerometers and environmental sensors before feeding into an ADC monitoring circuit.

IC Role / Device Role / Timing Role: Isolated signal conditioner that buffers and debounces noisy sensor alerts while maintaining logic compatibility.

Use Value: Reduces false-trigger rate by 92% compared to direct MCU input due to built-in hysteresis-like behavior from R2 feedback.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-NPN resistor-equipped transistor applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
PUMD13	NPN/PNP complement; R1 = 4.7 kΩ, R2 = 47 kΩ, but second transistor is PNP with V_CEO = −50 V.	Required for complementary push-pull output stages or level-shifting between positive/negative rails.	Select when bidirectional current sourcing/sinking or rail-to-rail signal inversion is needed.
PUMB13	PNP/PNP configuration; both transistors have −50 V V_CEO, same R1/R2 values, identical SOT363-3 package.	Suitable for high-side switching or inverted logic control where source-driving (not sink-driving) is required.	Choose for applications needing active-high outputs referenced to V_CC, such as PMOS gate drivers or reset signal generation.

Compared with PUMD13 and PUMB13, the PUMH13 uniquely provides dual NPN sink-switching capability-making it optimal for grounded-load configurations like LED arrays, relay coils, and open-collector bus termination-while maintaining identical footprint and bias network precision.

Availability

PUMH13 is available at Aetrix Electronics and suitable for LED driver interfaces, microcontroller GPIO expansion, logic signal inversion, and low-power sensor conditioning requiring stable component supply and long-term manufacturability.

Supply support for PUMH13 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance, reliable discrete, logic, and MOSFET solutions for automotive, industrial, and consumer markets.

The PUMH13 belongs to Nexperia's Resistor-Equipped Transistor (RET) product line, engineered specifically to reduce bill-of-materials count and improve assembly yield in compact digital interface and peripheral control applications.

FAQ

What is the maximum operating junction temperature for PUMH13?

The absolute maximum junction temperature (T_j) is 150 °C, as defined in IEC 60134 limiting values. Operation above this threshold causes permanent degradation. Derating begins at T_amb > 25 °C per the 417 K/W thermal resistance curve-e.g., at 70 °C ambient, max allowable power drops to ~180 mW per device.

Can PUMH13 be used in analog amplifier configurations?

No-PUMH13 is not characterized or specified for linear amplification. Its built-in resistors fix bias points for saturated switching only; h_FE is specified at V_CE = 5 V and I_C = 10 mA, and no small-signal parameters (e.g., g_m, r_π) are provided. Use discrete transistors like BC847 for analog gain stages.

Is the R1 resistor value guaranteed across temperature?

R1 has a nominal value of 4.7 kΩ with ±28% tolerance at 25 °C (3.3–6.1 kΩ), and its drift over −40 °C to +125 °C is uncharacterized in the datasheet. Design must accommodate full tolerance range-not just typical value-for reliable turn-on behavior across industrial temperature ranges.

Does PUMH13 support 1.8 V logic input levels?

Yes-V_I(on) is specified as 0.9–1.3 V at I_C = 5 mA, meaning it reliably switches ON with 1.8 V CMOS outputs. However, VI(off) is 0.5–0.6 V, so noise margins below 0.4 V may cause unintended turn-on; use series RC filtering if interfacing with noisy 1.8 V sources.

PUMH13,115 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: -

Package/Case:: 6-TSSOP, SC-88, SOT-363

Packaging:: Tape & Reel (TR)

Product Status:: Active

Transistor Type:: 2 NPN - Pre-Biased (Dual)

Current - Collector (Ic) (Max):: 100mA

Voltage - Collector Emitter Breakdown (Max):: 50V

Resistor - Base (R1):: 4.7kOhms

Resistor - Emitter Base (R2):: 47kOhms

DC Current Gain (hFE) (Min) @ Ic, Vce:: 100 @ 10mA, 5V

Vce Saturation (Max) @ Ib, Ic:: 100mV @ 250µA, 5mA

Current - Collector Cutoff (Max):: 1µA

Frequency - Transition:: -

Power - Max:: 300mW

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-TSSOP

PUMH13,115 FAQ

1.How can I place an order for PUMH13,115 through Aetrix?

Please submit a Request for Quotation (RFQ) for PUMH13,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PUMH13,115 reliable?

The price and inventory of PUMH13,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PUMH13,115 is usually 5 days.

3.What payment methods are accepted for PUMH13,115?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PUMH13,115 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PUMH13,115?

PUMH13,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PUMH13,115 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PUMH13,115?

For technical support, including PUMH13,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PUMH13,115 requirements.

6.How does Aetrix verify that PUMH13,115 is sourced from the original manufacturer or authorized distributors?

All PUMH13,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PUMH13,115 meets industry standards.

7.What is the process for return or replacement of PUMH13,115?

All PUMH13,115 units undergo pre-shipment inspection (PSI). If there is an issue with PUMH13,115, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PUMH13,115 part is unused and in its original packaging.

Return procedure for PUMH13,115:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

2026-08-11 LDO Regulator: Dropout Voltage, Noise, PSRR and Power Dissipation

LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…

2026-08-06 Conditional Access Module: CAM, CI/CI+ and DVB Security

Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…

2026-08-03 Electronic Component Obsolescence: EOL Risks, Replacement Options and Last-Time Buy Strategy

Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.

2026-07-29 18650 Battery: Voltage, Capacity, Charging and Pack Design

18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

2026-07-27 Hall Effect Sensor: Working Principle, Types, Circuits and Applications

Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…

2026-07-20 Product Change Notification (PCN) in Electronic Components: Meaning and Supply Chain Response

Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…

2026-07-19 Blend Door Actuator: Symptoms, Location, Reset and Replacement Guide

A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…

2026-07-17 Raspberry Pi Alternatives: Chip-Level Comparison, Compatibility and Replacement Guide

Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…